Tooba12322 / RTL_Designs
☆12Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for RTL_Designs
- ☆26Updated 7 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆83Updated 3 months ago
- Implementing Different Adder Structures in Verilog☆61Updated 5 years ago
- SystemVerilog Tutorial☆113Updated 11 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆110Updated 3 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆69Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆48Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- Verilog Fundamentals Explained for Beginners and Professionals☆18Updated last year
- Architectural design of data router in verilog☆27Updated 4 years ago
- UVM and System Verilog Manuals☆35Updated 5 years ago
- Verilog for ASIC Design☆24Updated 3 years ago
- ☆14Updated 3 weeks ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆34Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- ☆99Updated 10 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆43Updated this week
- Lecture about FIR filter on an FPGA☆13Updated 5 months ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆98Updated 2 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆63Updated 2 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 6 years ago
- ☆22Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆57Updated 3 weeks ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated 5 months ago
- This repo provide an index of VLSI content creators and their materials☆135Updated 2 months ago
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆28Updated 5 months ago
- ☆39Updated 2 years ago
- Introductory course into static timing analysis (STA).☆63Updated last week
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆21Updated 3 years ago
- Structured UVM Course☆34Updated 10 months ago