☆15Apr 11, 2026Updated 2 months ago
Alternatives and similar repositories for RTL_Designs
Users that are interested in RTL_Designs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Router 1x3 design and uvm verification testbach and coverage report☆13Nov 8, 2024Updated last year
- Learn and build GPU RTL from scratch☆21Aug 1, 2025Updated 10 months ago
- A simple example of using the SDAccel build flow for AWS EC2's F1 instance type. Trys to avoid magic makefiles.☆10Aug 27, 2017Updated 8 years ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆37Oct 29, 2023Updated 2 years ago
- An uvm verification env for ahb2apb bridge☆58Apr 9, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 11 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆13Jan 5, 2018Updated 8 years ago
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- Maven Silicon Project☆19Oct 13, 2018Updated 7 years ago
- Custom ASIC Design for SHA-256☆13Nov 22, 2025Updated 6 months ago
- Simple UVM testbench development using the uvmtb_template files☆25Jan 16, 2025Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆24Apr 25, 2025Updated last year
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆113Jul 2, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆26Jun 7, 2026Updated last week
- AES☆15Oct 4, 2022Updated 3 years ago
- ☆16Apr 24, 2023Updated 3 years ago
- AVR based implementation of AUTOSAR OS☆11Nov 28, 2020Updated 5 years ago
- Implemented the internals of a real-time operating system.☆10Jan 15, 2015Updated 11 years ago
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- This is a passion project where I aim to explore the RTL design topics of my interest.☆13May 23, 2025Updated last year
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆17Oct 4, 2022Updated 3 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆20Aug 3, 2018Updated 7 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Dec 19, 2017Updated 8 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 5 years ago
- SW of Boot Loader that flashes a static Application, example for AVR Atmega32☆10May 12, 2020Updated 6 years ago
- Spectre V1 Proof-of-Concept Attack in the Rust Language☆30Apr 3, 2025Updated last year
- A simple 16bit system-on-chip (SoC) consisting of a CPU and GPU☆32Jun 3, 2025Updated last year
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- Automatic Test Pattern Generation using PODEM algorithm☆15May 12, 2014Updated 12 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆18Jun 2, 2025Updated last year
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 2 years ago
- Simple implementations of the Fast Fourier Transform in various languages☆18Apr 11, 2024Updated 2 years ago
- ☆13Mar 7, 2024Updated 2 years ago
- Verification IP project for I3C protocol☆28May 28, 2026Updated 2 weeks ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 5 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 8 months ago