Tooba12322 / RTL_DesignsLinks
☆15Updated last year
Alternatives and similar repositories for RTL_Designs
Users that are interested in RTL_Designs are comparing it to the libraries listed below
Sorting:
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆121Updated 3 months ago
- ☆47Updated last year
- Implementing Different Adder Structures in Verilog☆75Updated 6 years ago
- ☆116Updated 2 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆66Updated last year
- RISC V core implementation using Verilog.☆28Updated 4 years ago
- Structured UVM Course☆58Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆106Updated 2 years ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Updated 4 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 4 years ago
- SystemVerilog Tutorial☆190Updated 2 months ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆58Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated 2 years ago
- BlackParrot on Zynq☆48Updated this week
- A collection of commonly asked RTL design interview questions☆39Updated 8 years ago
- Two Level Cache Controller implementation in Verilog HDL☆56Updated 5 years ago
- A 2D convolution hardware implementation written in Verilog☆51Updated 5 years ago
- Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer☆36Updated 3 years ago
- Design Verification Engineer interview preparation guide.☆43Updated 6 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆82Updated 3 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Updated 2 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆118Updated 5 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆45Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆72Updated 3 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆153Updated 3 months ago
- ☆13Updated last year
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆128Updated 3 years ago
- Architectural design of data router in verilog☆30Updated 6 years ago