☆15Oct 13, 2026Updated 2 weeks ago
Alternatives and similar repositories for RTL_Designs
Users that are interested in RTL_Designs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- Router 1x3 design and uvm verification testbach and coverage report☆14Nov 8, 2024Updated last year
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 5 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆60Mar 3, 2024Updated 2 years ago
- ☆12Mar 11, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Learn and build GPU RTL from scratch☆22Aug 1, 2025Updated last year
- TextMate support for MIPS☆11Jun 18, 2014Updated 12 years ago
- UVM and System Verilog Manuals☆59Feb 11, 2019Updated 7 years ago
- An uvm verification env for ahb2apb bridge☆58Apr 9, 2021Updated 5 years ago
- Digital System Design and Generation - System Verilog Projects☆10Apr 27, 2016Updated 10 years ago
- A simple example of using the SDAccel build flow for AWS EC2's F1 instance type. Trys to avoid magic makefiles.☆10Aug 27, 2017Updated 9 years ago
- Maven Silicon Project☆20Oct 13, 2018Updated 8 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆14Jan 5, 2018Updated 8 years ago
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆14Sep 28, 2022Updated 4 years ago
- A simplified ocean color scheme with treesitter support☆20Dec 3, 2024Updated last year
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆133Jul 9, 2023Updated 3 years ago
- GNU toolchain for RISC-V, including GCC☆14Mar 21, 2024Updated 2 years ago
- A KiCad hardware project for a multi-channel DUT (Device Under Test) hub with integrated JTAG multiplexing, power management, and Raspber…☆11Feb 10, 2026Updated 8 months ago
- ☆38Oct 5, 2026Updated 3 weeks ago
- A Lightweight Elliptic Curve Cryptography Arithmetic Library For Python with Support for Prime and Binary Fields☆10Oct 22, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- Ibex RISC-V core extended with hardware acceleration of cryptography functions☆14May 10, 2024Updated 2 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆120Jul 2, 2023Updated 3 years ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆45Oct 29, 2023Updated 3 years ago
- Notes for TCM Security Practical Junior Penetration Tester☆16Mar 3, 2026Updated 8 months ago
- An intuitive e-commerce platform that enables seamless item management and sales. Easily add products to the database and manage transact…☆10Jan 4, 2025Updated last year
- ☆15Apr 24, 2023Updated 3 years ago
- Artifacts for "vCXLGen: Automated Synthesis and Verification of CXL Bridges for Heterogeneous Architectures", ASPLOS'26☆13Dec 22, 2025Updated 10 months ago
- ☆11Apr 22, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- MAxPy: A Framework for Bridging Approximate Computing Circuits to its Applications☆11Jul 31, 2024Updated 2 years ago
- segfault is a community driven hackzine☆12May 27, 2026Updated 5 months ago
- Miscellaneous things and projects for my ZYBO and ZYNQ devices.☆11Aug 30, 2023Updated 3 years ago
- Grande RISCO 5 is a RISC-V RV32IMBC_Zicsr processor with a 5-stage pipeline, developed in just a few days off.☆11Jan 7, 2026Updated 9 months ago
- ☆14Oct 5, 2024Updated 2 years ago
- Implemented the internals of a real-time operating system.☆10Jan 15, 2015Updated 11 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago