sipeed / TangMega-138KPro-example
Tang Mega 138K Pro examples
☆68Updated 3 months ago
Alternatives and similar repositories for TangMega-138KPro-example:
Users that are interested in TangMega-138KPro-example are comparing it to the libraries listed below
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆76Updated 11 months ago
- DisplayPort IP-core☆61Updated last week
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆51Updated last year
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆252Updated 2 months ago
- Opensource DDR3 Controller☆279Updated this week
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆70Updated 2 years ago
- FPGA Logic Analyzer and GUI☆119Updated 2 years ago
- TangMega-138K-example project☆32Updated last week
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆54Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- TangPrimer-20K-example project☆194Updated 5 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆228Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆76Updated 3 years ago
- WISHBONE SD Card Controller IP Core☆121Updated 2 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆120Updated last week
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- USB3 PIPE interface for Xilinx 7-Series☆209Updated 2 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆111Updated 3 years ago
- SDRAM controller with AXI4 interface☆89Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆49Updated 8 months ago
- Simple 8-bit UART realization on Verilog HDL.☆101Updated 10 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- Portable HyperRAM controller☆54Updated 3 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆93Updated 4 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆170Updated 5 years ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆130Updated last year
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.☆135Updated 3 years ago
- TangNano-20K-example☆110Updated last year