sipeed / TangMega-138KPro-exampleLinks
Tang Mega 138K Pro examples
☆96Updated 6 months ago
Alternatives and similar repositories for TangMega-138KPro-example
Users that are interested in TangMega-138KPro-example are comparing it to the libraries listed below
Sorting:
- DisplayPort IP-core☆84Updated last month
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆354Updated 3 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Updated last year
- iCESugar series FPGA dev board☆197Updated 4 months ago
- TangPrimer-20K-example project☆225Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆86Updated last year
- Linux capable RISC-V SoC designed to be readable and useful.☆158Updated last month
- Xilinx Virtual Cable Server for Raspberry Pi☆124Updated 3 years ago
- current focus on Colorlight i5 and i9 & i9plus module☆332Updated last month
- Minimal DVI / HDMI Framebuffer☆84Updated 5 years ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆164Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 7 months ago
- ☆55Updated 3 years ago
- TangMega-138K-example project☆61Updated 9 months ago
- Naive Educational RISC V processor☆94Updated 3 months ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆152Updated 10 months ago
- FPGA Logic Analyzer and GUI☆147Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 3 years ago
- CoreScore☆172Updated 2 months ago
- USB3 PIPE interface for Xilinx 7-Series☆244Updated last month
- YPCB-00338-1P1 Hack☆78Updated last year
- Spen's Official OpenOCD Mirror☆51Updated 10 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Updated 5 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆65Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆161Updated 10 months ago
- Basic USB-CDC device core (Verilog)☆85Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆68Updated 3 years ago
- USB serial device (CDC-ACM)☆44Updated 5 years ago