sipeed / TangMega-138KPro-example
Tang Mega 138K Pro examples
☆47Updated last month
Related projects: ⓘ
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆44Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆84Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆69Updated 5 months ago
- DisplayPort IP-core☆48Updated last month
- Minimal DVI / HDMI Framebuffer☆74Updated 4 years ago
- Portable HyperRAM controller☆47Updated last month
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆184Updated last week
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆57Updated last year
- AGM bitstream utilities and decoded files from Supra☆39Updated 5 months ago
- Basic USB-CDC device core (Verilog)☆70Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆35Updated 4 months ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆100Updated last month
- A set of Wishbone Controlled SPI Flash Controllers☆72Updated last year
- HDMI core in Chisel HDL☆46Updated 6 months ago
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- Naive Educational RISC V processor☆69Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆78Updated 4 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆45Updated last year
- Another tiny RISC-V implementation☆51Updated 3 years ago
- ☆44Updated 2 years ago
- TangPrimer-20K-example project☆168Updated 11 months ago
- Opensource DDR3 Controller☆174Updated 2 weeks ago
- ☆38Updated 2 years ago
- iCESugar series FPGA dev board☆165Updated 2 months ago
- Yet another free 8051 FPGA core☆28Updated 6 years ago
- A basic GPU for altera FPGAs☆63Updated 5 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆54Updated this week
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆38Updated 3 years ago
- TangNano-20K-example☆92Updated 10 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆92Updated 11 months ago