sipeed / TangMega-138KPro-example
Tang Mega 138K Pro examples
☆70Updated 3 weeks ago
Alternatives and similar repositories for TangMega-138KPro-example:
Users that are interested in TangMega-138KPro-example are comparing it to the libraries listed below
- DisplayPort IP-core☆63Updated last week
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆77Updated last year
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆278Updated 2 weeks ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆54Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆167Updated last year
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆74Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆77Updated 3 years ago
- TangMega-138K-example project☆37Updated 3 weeks ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 10 months ago
- Opensource DDR3 Controller☆319Updated 2 weeks ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆122Updated last month
- TangPrimer-20K-example project☆195Updated 6 months ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆55Updated 2 years ago
- FPGA Logic Analyzer and GUI☆126Updated 2 years ago
- TangNano-20K-example☆116Updated last year
- Demo projects for various Kintex FPGA boards☆55Updated 2 weeks ago
- SDRAM controller with AXI4 interface☆92Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆80Updated 2 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆113Updated 3 years ago
- iCESugar series FPGA dev board☆176Updated 10 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆74Updated 2 years ago
- 国产VU13P加速卡资料☆71Updated last month
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆137Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.☆140Updated 3 years ago
- Portable HyperRAM controller☆54Updated 5 months ago
- A full-speed device-side USB peripheral core written in Verilog.☆231Updated 2 years ago
- USB3 PIPE interface for Xilinx 7-Series☆212Updated 3 years ago
- WISHBONE SD Card Controller IP Core☆122Updated 2 years ago