sipeed / TangMega-138KPro-exampleLinks
Tang Mega 138K Pro examples
☆95Updated 5 months ago
Alternatives and similar repositories for TangMega-138KPro-example
Users that are interested in TangMega-138KPro-example are comparing it to the libraries listed below
Sorting:
- DisplayPort IP-core☆83Updated last month
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Updated last year
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆351Updated 3 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆86Updated last year
- TangPrimer-20K-example project☆225Updated last year
- iCESugar series FPGA dev board☆197Updated 4 months ago
- ☆54Updated 3 years ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆163Updated 2 years ago
- FPGA Logic Analyzer and GUI☆147Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 7 months ago
- Xilinx Virtual Cable Server for Raspberry Pi☆124Updated 3 years ago
- Portable HyperRAM controller☆62Updated last year
- ☆39Updated 4 years ago
- current focus on Colorlight i5 and i9 & i9plus module☆331Updated 3 weeks ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆293Updated last year
- Linux capable RISC-V SoC designed to be readable and useful.☆158Updated last month
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- iCESugar-nano FPGA board (base on iCE40LP1K)☆140Updated 4 months ago
- Basic USB-CDC device core (Verilog)☆85Updated 4 years ago
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.☆160Updated 4 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆63Updated 3 years ago
- Naive Educational RISC V processor☆94Updated 3 months ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆86Updated this week
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆46Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆67Updated 2 years ago
- USB serial device (CDC-ACM)☆43Updated 5 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Updated last month
- A simple implementation of a UART modem in Verilog.☆172Updated 4 years ago