sipeed / TangMega-138KPro-example
Tang Mega 138K Pro examples
☆66Updated 2 months ago
Alternatives and similar repositories for TangMega-138KPro-example:
Users that are interested in TangMega-138KPro-example are comparing it to the libraries listed below
- DisplayPort IP-core☆61Updated this week
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆70Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆74Updated 10 months ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆239Updated last month
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆50Updated last year
- TangMega-138K-example project☆32Updated 2 months ago
- USB3 PIPE interface for Xilinx 7-Series☆209Updated 2 years ago
- FPGA Logic Analyzer and GUI☆116Updated 2 years ago
- iCESugar series FPGA dev board☆170Updated 7 months ago
- Opensource DDR3 Controller☆259Updated this week
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆76Updated 3 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆117Updated 6 months ago
- A full-speed device-side USB peripheral core written in Verilog.☆225Updated 2 years ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆126Updated last year
- TangPrimer-20K-example project☆190Updated 3 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆64Updated 2 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆50Updated 2 years ago
- Portable HyperRAM controller☆52Updated 2 months ago
- Small (Q)SPI flash memory programmer in Verilog☆58Updated 2 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆161Updated 11 months ago
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.☆129Updated 3 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆93Updated 4 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- Naive Educational RISC V processor☆78Updated 4 months ago
- 8051 core☆102Updated 10 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆167Updated 5 years ago
- A basic GPU for altera FPGAs☆71Updated 5 years ago
- ☆44Updated 2 years ago