Alternatives and similar repositories for ez8

Users that are interested in ez8 are comparing it to the libraries listed below

• jamieiles / oldland-cpu
  Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools
  ☆126Updated 9 years ago
• Domipheus / TPU
  TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…
  ☆150Updated 9 years ago
• inforichland / freezing-spice
  A pipelined RISCV implementation in VHDL
  ☆97Updated 7 years ago
• Wolfgang-Spraul / fpgatools
  public domain tools for FPGAs
  ☆332Updated 8 years ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆150Updated 10 years ago
• m-labs / lm32
  LatticeMico32 soft processor
  ☆107Updated 11 years ago
• fabioperez / space-invaders-vhdl
  Space Invaders game implemented with VHDL
  ☆156Updated 9 years ago
• alangarf / apple-one
  An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
  ☆149Updated 3 months ago
• f32c / f32c
  A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
  ☆414Updated 2 months ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆51Updated 8 years ago
• openrisc / orpsoc-cores
  Core description files for FuseSoC
  ☆124Updated 5 years ago
• zylin / zpu
  The Zylin ZPU
  ☆245Updated 10 years ago
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆91Updated 2 years ago
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆131Updated last year
• marmolejo / zet
  Open source implementation of a x86 processor
  ☆332Updated 7 years ago
• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆60Updated 6 years ago
• onchipuis / mriscvcore
  A 32-bit RISC-V processor for mriscv project
  ☆60Updated 8 years ago
• m-labs / misoc
  The original high performance and small footprint system-on-chip based on Migen™
  ☆339Updated 3 weeks ago
• Arlet / verilog-6502
  A Verilog HDL model of the MOS 6502 CPU
  ☆362Updated 2 years ago
• jamesbowman / j1
  The J1 CPU
  ☆171Updated 5 years ago
• jbush001 / PASC
  Parallel Array of Simple Cores. Multicore processor.
  ☆99Updated 6 years ago
• grahamedgecombe / icicle
  32-bit RISC-V system on chip for iCE40 FPGAs
  ☆313Updated 2 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• AngelTerrones / Algol
  A RISC-V CPU (Outdated: using priviledge v1.7)
  ☆26Updated 6 years ago
• dawsonjon / Chips-2.0
  FPGA Design Suite based on C to Verilog design flow.
  ☆246Updated 6 years ago
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆172Updated 5 years ago
• asicguy / gplgpu
  GPL v3 2D/3D graphics engine in verilog
  ☆691Updated 11 years ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆329Updated 3 years ago
• stnolting / neo430
  A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
  ☆206Updated 4 years ago
• ZipCPU / vgasim
  A Video display simulator
  ☆174Updated 7 months ago