zhemao / ez8

Related projects: ⓘ

• VectorBlox / orca
  ☆234Updated this week
• jamieiles / oldland-cpu
  Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools
  ☆119Updated 8 years ago
• inforichland / freezing-spice
  A pipelined RISCV implementation in VHDL
  ☆95Updated 5 years ago
• ucb-bar / rocket
  ☆122Updated this week
• Domipheus / TPU
  TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…
  ☆138Updated 8 years ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆135Updated 9 years ago
• krevanth / ZAP
  ☆95Updated this week
• onchipuis / mriscvcore
  A 32-bit RISC-V processor for mriscv project
  ☆57Updated 7 years ago
• tommythorn / yarvi
  Yet Another RISC-V Implementation
  ☆82Updated 8 months ago
• openrisc / orpsoc-cores
  Core description files for FuseSoC
  ☆123Updated 4 years ago
• m-labs / misoc
  The original high performance and small footprint system-on-chip based on Migen™
  ☆305Updated 4 months ago
• ucb-bar / vscale
  ☆121Updated this week
• Wolfgang-Spraul / fpgatools
  public domain tools for FPGAs
  ☆324Updated 7 years ago
• m-labs / lm32
  LatticeMico32 soft processor
  ☆102Updated 9 years ago
• onchipuis / mriscv
  A 32-bit Microcontroller featuring a RISC-V core
  ☆145Updated 6 years ago
• ucb-bar / zscale
  Z-scale Microarchitectural Implementation of RV32 ISA
  ☆54Updated 7 years ago
• dawsonjon / Chips-2.0
  FPGA Design Suite based on C to Verilog design flow.
  ☆230Updated 5 years ago
• jamesbowman / swapforth
  Swapforth is a cross-platform ANS Forth
  ☆275Updated 8 months ago
• jbush001 / PASC
  Parallel Array of Simple Cores. Multicore processor.
  ☆92Updated 5 years ago
• eliaskousk / parallella-riscv
  RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards
  ☆98Updated 5 years ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆305Updated 2 years ago
• Featherweight-IP / fwrisc
  Featherweight RISC-V implementation
  ☆52Updated 2 years ago
• zylin / zpu
  The Zylin ZPU
  ☆236Updated 9 years ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆258Updated last month
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆89Updated last year
• f32c / f32c
  A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
  ☆401Updated this week
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆101Updated 5 years ago
• cornell-brg / pydgin
  A (Py)thon (D)SL for (G)enerating (In)struction set simulators.
  ☆165Updated 6 years ago
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆158Updated 4 years ago
• grahamedgecombe / icicle
  32-bit RISC-V system on chip for iCE40 FPGAs
  ☆298Updated last year