jamieiles / oldland-cpuLinks
Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools
☆126Updated 9 years ago
Alternatives and similar repositories for oldland-cpu
Users that are interested in oldland-cpu are comparing it to the libraries listed below
Sorting:
- LatticeMico32 soft processor☆106Updated 10 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆149Updated 9 years ago
- The Easy 8-bit Processor☆183Updated 11 years ago
- A simple GPU on a TinyFPGA BX☆81Updated 7 years ago
- public domain tools for FPGAs☆329Updated 8 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆242Updated 6 years ago
- An attempt at a small Verilog implementation of the original Apple 1 on an FPGA☆148Updated last month
- Open source implementation of a x86 processor☆323Updated 7 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆71Updated 8 years ago
- A CPU on an FPGA that you can play Zork on☆50Updated 8 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- An Open Source configuration of the Arty platform☆132Updated last year
- A FPGA core for a simple SDRAM controller.☆122Updated 3 years ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆203Updated 3 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆310Updated 2 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated 2 months ago
- The Zylin ZPU☆245Updated 10 years ago
- LIB:Library for interacting with an FPGA over USB☆85Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆155Updated 7 years ago
- A utility for Composing FPGA designs from Peripherals☆184Updated 8 months ago
- CMod-S6 SoC☆42Updated 7 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- GPL v3 2D/3D graphics engine in verilog☆671Updated 11 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- A pipelined RISCV implementation in VHDL☆96Updated 6 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆333Updated last month
- MRSIC32 ISA documentation and development☆90Updated 2 years ago
- A VHDL frontend for Yosys☆104Updated 8 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago