Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools
☆128Feb 19, 2016Updated 10 years ago
Alternatives and similar repositories for oldland-cpu
Users that are interested in oldland-cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 80186 compatible SystemVerilog CPU core and FPGA reference design☆422Mar 22, 2024Updated 2 years ago
- Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)☆56Sep 18, 2016Updated 10 years ago
- Everything to do with the XuLA2 FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆55Jul 4, 2015Updated 11 years ago
- SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU☆157Feb 18, 2014Updated 12 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Forth implementation for the Papilio☆10Dec 16, 2014Updated 11 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆48Dec 4, 2024Updated last year
- ☆78Feb 12, 2026Updated 8 months ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆21Feb 16, 2013Updated 13 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆595Jun 6, 2026Updated 5 months ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 12 years ago
- MRSIC32 ISA documentation and development☆91Sep 2, 2023Updated 3 years ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- GPL v3 2D/3D graphics engine in verilog☆706Aug 31, 2014Updated 12 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- StickIt! board and modules that support the XuLA FPGA board.☆21Dec 2, 2015Updated 10 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆51Aug 18, 2025Updated last year
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆427Updated this week
- LatticeMico32 soft processor☆105Oct 10, 2014Updated 12 years ago
- Verilog VPI VGA Simulator using SDL☆11Feb 9, 2015Updated 11 years ago
- Core description files for FuseSoC☆125Jun 26, 2020Updated 6 years ago
- Open source implementation of a x86 processor☆345Apr 15, 2018Updated 8 years ago
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆85Updated this week
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ORPSoC fork (from git://openrisc.net/stefan/orpsoc) for de0_nano board with custom made expansion board☆12Sep 26, 2013Updated 13 years ago
- My implementation of the 65k processor core, a 6502 blown up to 64bit☆20Oct 16, 2026Updated 3 weeks ago
- A Verilog HDL model of the MOS 6502 CPU☆391Apr 8, 2023Updated 3 years ago
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 5 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆387Jul 12, 2017Updated 9 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 6 years ago
- ☆65Nov 16, 2013Updated 12 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- A tool for configuring Xilinx Spartan 3 FPGAs via FT232H-based USB-to-JTAG adapter☆19Dec 31, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,305Oct 13, 2026Updated 3 weeks ago
- Experimental pipelined 4502 CPU design☆22Nov 29, 2017Updated 8 years ago
- a playground for xilinx zynq fpga experiments☆50Nov 19, 2018Updated 7 years ago
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 6 years ago
- Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T☆20Nov 25, 2018Updated 7 years ago
- Propeller 1 design and example files to be run on FPGA boards.☆40Aug 11, 2016Updated 10 years ago
Are these results useful?