Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools
☆126Feb 19, 2016Updated 10 years ago
Alternatives and similar repositories for oldland-cpu
Users that are interested in oldland-cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 80186 compatible SystemVerilog CPU core and FPGA reference design☆410Mar 22, 2024Updated 2 years ago
- Everything to do with the XuLA2 FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆53Jul 4, 2015Updated 10 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 16, 2013Updated 13 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 11 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- MRSIC32 ISA documentation and development☆91Sep 2, 2023Updated 2 years ago
- A Verilog HDL model of the MOS 6502 CPU☆373Apr 8, 2023Updated 3 years ago
- SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU☆158Feb 18, 2014Updated 12 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 6 years ago
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆84Jul 11, 2024Updated last year
- Running COBOL on the wild!? No OS required, works with multiboot☆11Jul 31, 2023Updated 2 years ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 4 months ago
- Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)☆55Sep 18, 2016Updated 9 years ago
- ☆77Feb 12, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆11Dec 18, 2017Updated 8 years ago
- Experimental pipelined 4502 CPU design☆21Nov 29, 2017Updated 8 years ago
- A Verilog HDL model of the MOS 6502 CPU☆24Dec 14, 2025Updated 4 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,106Feb 11, 2026Updated 2 months ago
- Minimal microprocessor☆21Jul 1, 2017Updated 8 years ago
- Core description files for FuseSoC☆125Jun 26, 2020Updated 5 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆13Dec 4, 2019Updated 6 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆419Apr 10, 2026Updated last week
- a collection of .config files which work for certain machines☆10Apr 9, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A crazy small 8-bit CPU built with only seventeen 7400-series chips.☆111May 7, 2020Updated 5 years ago
- ☆65Nov 16, 2013Updated 12 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆376Jul 12, 2017Updated 8 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- FPGA implementation of DEC PDP-1 computer (1959) in Verilog, with CRT, Teletype and Console.☆193Jul 9, 2022Updated 3 years ago
- Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain☆13Nov 24, 2015Updated 10 years ago
- Spins of Grant Searle's MultiComp project on various hardware☆74May 31, 2023Updated 2 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆48Aug 18, 2025Updated 7 months ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆66May 29, 2025Updated 10 months ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- GPL v3 2D/3D graphics engine in verilog☆694Aug 31, 2014Updated 11 years ago
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆581Aug 21, 2025Updated 7 months ago
- Small microcoded 68000 verilog softcore☆60Oct 30, 2018Updated 7 years ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Jan 6, 2025Updated last year
- A simple RISC-V processor for use in FPGA designs.☆286Aug 19, 2024Updated last year