jamieiles / oldland-cpuLinks
Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools
☆126Updated 9 years ago
Alternatives and similar repositories for oldland-cpu
Users that are interested in oldland-cpu are comparing it to the libraries listed below
Sorting:
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆150Updated 9 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- The Easy 8-bit Processor☆186Updated 11 years ago
- A simple GPU on a TinyFPGA BX☆81Updated 7 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆73Updated 9 years ago
- public domain tools for FPGAs☆332Updated 8 years ago
- An attempt at a small Verilog implementation of the original Apple 1 on an FPGA☆149Updated 4 months ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313Updated 2 years ago
- The Zylin ZPU☆245Updated 10 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆248Updated 7 years ago
- SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU☆156Updated 11 years ago
- CMod-S6 SoC☆45Updated 8 years ago
- A CPU on an FPGA that you can play Zork on☆51Updated 9 years ago
- ☆61Updated 2 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- Open source implementation of a x86 processor☆332Updated 7 years ago
- A FPGA core for a simple SDRAM controller.☆122Updated 4 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆111Updated 6 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 8 months ago
- An Open Source configuration of the Arty platform☆131Updated 2 years ago
- Featherweight RISC-V implementation☆53Updated 4 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆415Updated last week
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆75Updated 2 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆44Updated 9 years ago
- MRSIC32 ISA documentation and development☆91Updated 2 years ago
- The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.☆79Updated 13 years ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆209Updated 4 years ago
- LIB:Library for interacting with an FPGA over USB☆85Updated 5 years ago