jamieiles / oldland-cpuLinks
Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools
☆125Updated 9 years ago
Alternatives and similar repositories for oldland-cpu
Users that are interested in oldland-cpu are comparing it to the libraries listed below
Sorting:
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆146Updated 8 years ago
- public domain tools for FPGAs☆327Updated 8 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆306Updated 2 years ago
- An Open Source configuration of the Arty platform☆130Updated last year
- Core description files for FuseSoC☆124Updated 4 years ago
- An attempt at a small Verilog implementation of the original Apple 1 on an FPGA☆142Updated last year
- A utility for Composing FPGA designs from Peripherals☆179Updated 5 months ago
- A 32-bit Microcontroller featuring a RISC-V core☆152Updated 7 years ago
- USB Serial on the TinyFPGA BX☆136Updated 3 years ago
- GPL v3 2D/3D graphics engine in verilog☆665Updated 10 years ago
- Basic RISC-V CPU implementation in VHDL.☆165Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- Open source implementation of a x86 processor☆321Updated 7 years ago
- The Zylin ZPU☆243Updated 10 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆121Updated 8 years ago
- A VHDL frontend for Yosys☆102Updated 8 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- The Easy 8-bit Processor☆183Updated 10 years ago
- A wishbone controlled scope for FPGA's☆82Updated last year
- A simple RISC-V processor for use in FPGA designs.☆274Updated 9 months ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆203Updated 3 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆538Updated 2 months ago
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- A FPGA core for a simple SDRAM controller.☆118Updated 3 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- OpenRISC 1200 implementation☆169Updated 9 years ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Updated 2 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆238Updated 6 years ago