jamieiles / oldland-cpu

Related projects ⓘ

Alternatives and complementary repositories for oldland-cpu

• Domipheus / TPU
  TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…
  ☆140Updated 8 years ago
• m-labs / lm32
  LatticeMico32 soft processor
  ☆102Updated 10 years ago
• alangarf / apple-one
  An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
  ☆137Updated 6 months ago
• Wolfgang-Spraul / fpgatools
  public domain tools for FPGAs
  ☆326Updated 7 years ago
• Featherweight-IP / fwrisc
  Featherweight RISC-V implementation
  ☆52Updated 2 years ago
• openrisc / orpsoc-cores
  Core description files for FuseSoC
  ☆123Updated 4 years ago
• RobertBaruch / plugh-1
  A CPU on an FPGA that you can play Zork on
  ☆49Updated 7 years ago
• zylin / zpu
  The Zylin ZPU
  ☆239Updated 9 years ago
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆168Updated 9 months ago
• tommythorn / yarvi
  Yet Another RISC-V Implementation
  ☆84Updated last month
• maikmerten / spu32
  Small Processing Unit 32: A compact RV32I CPU written in Verilog
  ☆64Updated 2 years ago
• grahamedgecombe / icicle
  32-bit RISC-V system on chip for iCE40 FPGAs
  ☆299Updated last year
• onchipuis / mriscv
  A 32-bit Microcontroller featuring a RISC-V core
  ☆147Updated 6 years ago
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆122Updated 9 months ago
• ZipCPU / zbasic
  A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
  ☆43Updated 2 years ago
• Arlet / verilog-6502
  A Verilog HDL model of the MOS 6502 CPU
  ☆327Updated last year
• inforichland / freezing-spice
  A pipelined RISCV implementation in VHDL
  ☆95Updated 5 years ago
• zhemao / ez8
  The Easy 8-bit Processor
  ☆182Updated 10 years ago
• matt-kimball / toygpu
  A simple GPU on a TinyFPGA BX
  ☆80Updated 6 years ago
• onchipuis / mriscvcore
  A 32-bit RISC-V processor for mriscv project
  ☆56Updated 7 years ago
• ZipCPU / wbscope
  A wishbone controlled scope for FPGA's
  ☆72Updated 9 months ago
• nullobject / sdram-fpga
  A FPGA core for a simple SDRAM controller.
  ☆115Updated 2 years ago
• cliffordwolf / SimpleVOut
  A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals
  ☆230Updated 5 years ago
• f4pga / prjxray-db
  Project X-Ray Database: XC7 Series
  ☆63Updated 2 years ago
• AleksandarKostovic / Riscy-SoC
  Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
  ☆78Updated 5 years ago
• forflo / yodl
  A VHDL frontend for Yosys
  ☆102Updated 7 years ago
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆160Updated 4 years ago
• cliffordwolf / PonyLink
  A single-wire bi-directional chip-to-chip interface for FPGAs
  ☆114Updated 8 years ago