Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.
☆39Oct 5, 2020Updated 6 years ago
Alternatives and similar repositories for ArtyS7-RPU-SoC
Users that are interested in ArtyS7-RPU-SoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Basic RISC-V CPU implementation in VHDL.☆180Sep 13, 2020Updated 6 years ago
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Feb 22, 2026Updated 8 months ago
- Repeat and capture the video signal with Digilent Arty-A7 and a video extender board.☆15May 2, 2021Updated 5 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- A Commodore PET in an Artix-7 FPGA.☆14Jun 23, 2025Updated last year
- Projects for the UltraMYIR FPGA development board☆13Sep 17, 2023Updated 3 years ago
- ☆12Dec 8, 2017Updated 8 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Present Crypto Engine in Verilog☆13Feb 27, 2016Updated 10 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- Notes on flashing the ice40 board(s) by Olimex using a raspberry pi☆12Mar 25, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆15Dec 19, 2025Updated 10 months ago
- MPSSE/JTAG impementation for the Raspberry Pi Pico☆16Mar 28, 2025Updated last year
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 8 years ago
- This is a TCL script that will take in Verilog and VHDL files and generate an instantiation template appropriately for the user to use in…☆10Dec 19, 2012Updated 13 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- FPGA-based I2C to RS-232 serial converter / bus monitor☆13Jan 29, 2016Updated 10 years ago
- RTL-SDR 433MHz signal recovery with MATLAB☆12Feb 13, 2015Updated 11 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 4 years ago
- A torture test for 8086 (PC) emulators☆19Sep 24, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆17Feb 22, 2019Updated 7 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated 2 years ago
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated 4 months ago
- A collection of Opal Kelly provided design resources☆19Updated this week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 3 years ago
- Synthesizable FIR filters in VHDL☆16Jul 19, 2019Updated 7 years ago
- VHDL related news.☆27Updated this week
- Tang Nano 9K top level module for vectrex☆14Dec 18, 2022Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 6 years ago
- ESP8266 powered Xilinx Virtual Cable - Xilinx WiFi JTAG!☆33Aug 25, 2021Updated 5 years ago
- Triple Modular Redundancy☆33Sep 4, 2019Updated 7 years ago
- RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo☆14Mar 7, 2020Updated 6 years ago
- ☆29Jan 27, 2017Updated 9 years ago
- high level VHDL floating point library for synthesis in fpga☆18Oct 16, 2026Updated 2 weeks ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆31Oct 28, 2018Updated 8 years ago