Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.
☆39Oct 5, 2020Updated 5 years ago
Alternatives and similar repositories for ArtyS7-RPU-SoC
Users that are interested in ArtyS7-RPU-SoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Basic RISC-V CPU implementation in VHDL.☆173Sep 13, 2020Updated 5 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- A Commodore PET in an Artix-7 FPGA.☆14Jun 23, 2025Updated 9 months ago
- ☆12Dec 8, 2017Updated 8 years ago
- An assemble-it-yourself computer project board using a TinyFPGA B2 module at its heart.☆15Jan 10, 2018Updated 8 years ago
- Repeat and capture the video signal with Digilent Arty-A7 and a video extender board.☆15May 2, 2021Updated 4 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆14Feb 22, 2019Updated 7 years ago
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Notes on flashing the ice40 board(s) by Olimex using a raspberry pi☆12Mar 25, 2017Updated 8 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- A torture test for 8086 (PC) emulators☆19Sep 24, 2018Updated 7 years ago
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- RTL-SDR 433MHz signal recovery with MATLAB☆12Feb 13, 2015Updated 11 years ago
- Celtic Knot Library for Openscad☆29Aug 10, 2020Updated 5 years ago
- Portable HyperRAM controller☆65Dec 8, 2024Updated last year
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- ESP8266 powered Xilinx Virtual Cable - Xilinx WiFi JTAG!☆33Aug 25, 2021Updated 4 years ago
- ☆13Nov 29, 2025Updated 3 months ago
- VHDL related news.☆27Updated this week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- Triple Modular Redundancy☆30Sep 4, 2019Updated 6 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- ☆18Oct 5, 2020Updated 5 years ago
- Designed a RISC processor with 16 bit instruction set, 4-stage pipeline and a non-pre-emptive interrupt handler. Implemented it in VHDL a…☆19May 30, 2014Updated 11 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- ☆29Jan 27, 2017Updated 9 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Tang Nano 9K top level module for vectrex☆14Dec 18, 2022Updated 3 years ago
- RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo☆13Mar 7, 2020Updated 6 years ago
- 『プログラ マのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ☆13Jul 30, 2019Updated 6 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago