Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.
☆39Oct 5, 2020Updated 5 years ago
Alternatives and similar repositories for ArtyS7-RPU-SoC
Users that are interested in ArtyS7-RPU-SoC are comparing it to the libraries listed below
Sorting:
- Basic RISC-V CPU implementation in VHDL.☆172Sep 13, 2020Updated 5 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated 3 weeks ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- IO expansion board compatible with Digilent Arty A7☆11Aug 7, 2023Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆14Feb 22, 2019Updated 7 years ago
- FPGA-based I2C to RS-232 serial converter / bus monitor☆13Jan 29, 2016Updated 10 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- Portable HyperRAM controller☆65Dec 8, 2024Updated last year
- Triple Modular Redundancy☆30Sep 4, 2019Updated 6 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- Notes on flashing the ice40 board(s) by Olimex using a raspberry pi☆12Mar 25, 2017Updated 8 years ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Mar 10, 2022Updated 3 years ago
- An assemble-it-yourself computer project board using a TinyFPGA B2 module at its heart.☆15Jan 10, 2018Updated 8 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated last week
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 2 months ago
- ☆18Oct 5, 2020Updated 5 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Tools and code snippets I'm playing with while building my own Z80 SBC☆16Sep 28, 2025Updated 5 months ago
- Synthesizable Higher-Order Functions (Patterns) for C++☆17Oct 3, 2018Updated 7 years ago
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- Designed a RISC processor with 16 bit instruction set, 4-stage pipeline and a non-pre-emptive interrupt handler. Implemented it in VHDL a…☆19May 30, 2014Updated 11 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- RTL implementation of components for DVB-S2☆136May 1, 2023Updated 2 years ago
- Porting PicoRV32 to Artix-7 and Spartan-7. Generic vivado template for supported Xilinx FPGA is included.☆45Nov 13, 2024Updated last year
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Jan 31, 2023Updated 3 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago