Domipheus / ArtyS7-RPU-SoCLinks
Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.
☆39Updated 4 years ago
Alternatives and similar repositories for ArtyS7-RPU-SoC
Users that are interested in ArtyS7-RPU-SoC are comparing it to the libraries listed below
Sorting:
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- A FPGA core for a simple SDRAM controller.☆123Updated 3 years ago
- Nitro USB FPGA core☆87Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Generic Logic Interfacing Project☆47Updated 5 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Collection of projects for various FPGA development boards☆46Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Source code to accompany https://timetoexplore.net☆63Updated 5 years ago
- JTAG Test Access Port (TAP)☆35Updated 11 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated last week
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆123Updated 9 years ago
- Wishbone interconnect utilities☆41Updated 7 months ago
- ☆136Updated 9 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- VHDL library 4 FPGAs☆181Updated this week
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆29Updated 6 years ago