kholia / xvc-esp8266
ESP8266 powered Xilinx Virtual Cable - Xilinx WiFi JTAG!
☆23Updated 3 years ago
Alternatives and similar repositories for xvc-esp8266:
Users that are interested in xvc-esp8266 are comparing it to the libraries listed below
- Use Raspberry Pi as a wireless Xilinx JTAG 'cable'. Note: This is a portable, tested, maintained clone of https://github.com/strongleg/xv…☆35Updated 3 years ago
- ESP8266 Xilinx Virtual Cable - wifi JTAG☆39Updated 3 years ago
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Updated 11 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆19Updated 5 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Various JTAG boundary scan tools☆34Updated 4 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆28Updated 8 years ago
- Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA☆26Updated 8 years ago
- Software JTAG probe running on stm32f103.☆24Updated 4 years ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆25Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆95Updated 3 years ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- ☆15Updated 4 years ago
- Port of https://github.com/eleqian/WiDSO/tree/master/MCU/USB-Blaster to GCC and "traditional" STM32F103C8T6 Bluepill board.☆42Updated 5 years ago
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆61Updated 2 years ago
- Board definition files and initial example programs☆12Updated 3 years ago
- Xilinx Virtual Cable Implementation based on ESP8266☆14Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆14Updated 2 years ago
- Firmware to implement USB communications on the CH32V307 microcontroller☆11Updated last year
- 4-Layer XC7Z010 DDR3 Layout☆15Updated 3 years ago
- Streaming video over USB 3.0 using MAX10 FPGA and CYUSB3014 synchronous slave mode.☆20Updated 3 years ago
- USB-Blaster instance on CH55x MCU.☆47Updated 5 years ago
- Adapter board exposing SATA M.2 SSD on FMC board-to-board connector☆11Updated last year
- A 5$ Xilinx ZYNQ development board.☆25Updated 2 years ago
- ☆36Updated 3 years ago
- Verilog Repository for GIT☆31Updated 3 years ago