Alternatives and similar repositories for VHDL-Project-16-bit-RISC-Processor

Users that are interested in VHDL-Project-16-bit-RISC-Processor are comparing it to the libraries listed below

• nicolavianello95 / RISC-V
  Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…
  ☆16Updated 5 years ago
• hamsternz / simple-riscv
  A simple three-stage RISC-V CPU
  ☆24Updated 4 years ago
• jbush001 / PASC
  Parallel Array of Simple Cores. Multicore processor.
  ☆99Updated 6 years ago
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆131Updated last year
• eliaskousk / parallella-riscv
  RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards
  ☆102Updated 6 years ago
• Domipheus / ArtyS7-RPU-SoC
  Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.
  ☆39Updated 4 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆62Updated 2 years ago
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆184Updated 8 months ago
• SanDisk-Open-Source / riscv-fw-infrastructure
  Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...
  ☆53Updated 3 years ago
• freecores / ethmac
  Ethernet MAC 10/100 Mbps
  ☆84Updated 5 years ago
• txstate-pcarch-blue / CPU
  CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling.
  ☆21Updated 7 years ago
• johan92 / fpga-hash-table
  Simple hash table on Verilog (SystemVerilog)
  ☆50Updated 9 years ago
• AleksandarKostovic / Riscy-SoC
  Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
  ☆81Updated 5 years ago
• cmcmicrosystems / pulpissimo-zcu102
  Implementation of a 32-bit single core risc-v platfrom for Xilinx zcu102 board
  ☆12Updated 5 years ago
• aignacio / riscv_verilator_model
  RISCV model for Verilator/FPGA targets
  ☆53Updated 5 years ago
• wyvernSemi / pcievhost
  PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities
  ☆113Updated this week
• open-design / riscv-soc-cores
  ☆38Updated 4 years ago
• Digilent / digilent-vivado-scripts
  ☆69Updated last month
• maikmerten / spu32
  Small Processing Unit 32: A compact RV32I CPU written in Verilog
  ☆69Updated 3 years ago
• FPGA-Research / fos
  FOS - FPGA Operating System
  ☆71Updated 4 years ago
• PrincetonUniversity / prga
  Open-source FPGA research and prototyping framework.
  ☆208Updated last year
• CospanDesign / python-pci
  Python interface to PCIE
  ☆40Updated 7 years ago
• mjlyons / vSPI
  Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah…
  ☆41Updated 7 months ago
• ZipCPU / dbgbus
  A collection of debugging busses developed and presented at zipcpu.com
  ☆41Updated last year
• RTimothyEdwards / tutorial_layout
  Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.
  ☆12Updated 2 years ago
• delhatch / Zynq_UDP
  Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.
  ☆26Updated 4 years ago
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆169Updated 4 years ago
• SpinalHDL / VexRiscvSoftcoreContest2018
  ☆64Updated 6 years ago
• hamsternz / Rudi-RV32I
  A rudimental RISCV CPU supporting RV32I instructions, in VHDL
  ☆122Updated 4 years ago
• buttercutter / DDR
  A simple DDR3 memory controller
  ☆59Updated 2 years ago