The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock frequency, baud rate, and parity check.
☆11May 8, 2025Updated 10 months ago
Alternatives and similar repositories for SystemVerilog_UART
Users that are interested in SystemVerilog_UART are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Mar 19, 2025Updated last year
- ☆69Mar 2, 2026Updated 3 weeks ago
- A cycle accurate emulator for the 6502 microprocessor☆18Oct 1, 2023Updated 2 years ago
- Driver for EL320.240.36 using an RP2040 or STM32☆12Jan 20, 2024Updated 2 years ago
- ☆18May 5, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- ☆14Jun 24, 2022Updated 3 years ago
- ☆12May 21, 2020Updated 5 years ago
- ☆27Apr 26, 2020Updated 5 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- Universal firmware for CNC machines☆18Feb 28, 2016Updated 10 years ago
- A high-performance C++20 cache simulator with power/area modeling, MESI coherence, prefetching, and multi-level hierarchy support for arc…☆12Feb 10, 2026Updated last month
- ☆17Dec 13, 2014Updated 11 years ago
- A simple javascript timer for timelog form☆30Dec 21, 2012Updated 13 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 基于树莓派3构建一个操作系统的系列教程☆13Jun 19, 2018Updated 7 years ago
- Brain is a system to model, create and manage the knowledge base of chatbots based on AIML technology.☆19Mar 9, 2018Updated 8 years ago
- CPU Emulator for ARMv7☆14Jun 7, 2022Updated 3 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆16Jun 13, 2025Updated 9 months ago
- Instrumentation CPU profiler for Linux and macOS applications☆22Mar 22, 2025Updated last year
- Qemu tracing plugin using SimPoints☆17Sep 12, 2024Updated last year
- NoC simulation using gem5 (a simple tul)☆14Mar 23, 2024Updated 2 years ago
- Matlab simulations of the encoder and decoder for the New Radio LDPC code from 3GPP Release 15☆51Mar 11, 2021Updated 5 years ago
- Cycle-accurate ARMv6-M simulator☆16Feb 9, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Cord JS API☆60Jul 22, 2025Updated 8 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆15Mar 23, 2022Updated 4 years ago
- equalizer code☆72Dec 29, 2023Updated 2 years ago
- A transaction level model of a PCI express root complex implemented in systemc☆23Jun 16, 2014Updated 11 years ago
- E-ink wireless display☆15Oct 4, 2016Updated 9 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆18Jun 24, 2021Updated 4 years ago
- ARM Assembler Editor and Simulator written in C++ with QT5 and ANTLR 4.8☆16Jun 15, 2020Updated 5 years ago
- Trace Log Generation (CLI) on a target device or emulator : Generating context information of every instruction from a specific point (in…☆22Jan 16, 2017Updated 9 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Dec 3, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- use two version gem5 to create spec2006 cpu simpoint & checkpoint☆16Oct 19, 2019Updated 6 years ago
- This is where gem5 based DRAM cache models live.☆20Mar 23, 2023Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Aug 10, 2018Updated 7 years ago
- A python parser for decoding arm aarch32 and aarch64 system registers☆25Aug 10, 2023Updated 2 years ago
- An standalone execution trace library built on DynamoRIO.☆23Jul 4, 2022Updated 3 years ago
- Project notes, tools and utilities for the HP4952A protocol analyzer☆27Mar 8, 2026Updated 2 weeks ago
- Bare metal ultralight kernel for Raspberry Pi 3 (BCM2837)☆23May 8, 2018Updated 7 years ago