The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock frequency, baud rate, and parity check.
☆11May 8, 2025Updated last year
Alternatives and similar repositories for SystemVerilog_UART
Users that are interested in SystemVerilog_UART are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Mar 19, 2025Updated last year
- ☆19Jul 27, 2025Updated 11 months ago
- ☆70May 31, 2026Updated last month
- ☆16Jan 20, 2026Updated 6 months ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 2025寒假 豆包MarsCode & 字节跳动青训营-抖音商场后端Java实现☆15Mar 5, 2025Updated last year
- ☆15Jun 24, 2022Updated 4 years ago
- Driver for EL320.240.36 using an RP2040 or STM32☆13Jan 20, 2024Updated 2 years ago
- Universal firmware for CNC machines☆18Feb 28, 2016Updated 10 years ago
- ☆16May 15, 2026Updated 2 months ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆19Aug 27, 2025Updated 10 months ago
- ☆17Dec 13, 2014Updated 11 years ago
- ☆13May 21, 2020Updated 6 years ago
- A cycle accurate emulator for the 6502 microprocessor☆19Oct 1, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 基于树莓派3构建一个操作系统的系列教程☆13Jun 19, 2018Updated 8 years ago
- Brain is a system to model, create and manage the knowledge base of chatbots based on AIML technology.☆19Mar 9, 2018Updated 8 years ago
- CPU Emulator for ARMv7☆14Jun 7, 2022Updated 4 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆18Jun 13, 2025Updated last year
- Instrumentation CPU profiler for Linux and macOS applications☆22Jun 27, 2026Updated 3 weeks ago
- Qemu tracing plugin using SimPoints☆18Sep 12, 2024Updated last year
- NoC simulation using gem5 (a simple tul)☆16Mar 23, 2024Updated 2 years ago
- Cycle-accurate ARMv6-M simulator☆16Feb 9, 2018Updated 8 years ago
- E-ink wireless display☆15Oct 4, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆20Jun 24, 2021Updated 5 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆15Mar 23, 2022Updated 4 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆22Dec 3, 2020Updated 5 years ago
- This is where gem5 based DRAM cache models live.☆20Mar 23, 2023Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆24Aug 10, 2018Updated 7 years ago
- A transaction level model of a PCI express root complex implemented in systemc☆23Jun 16, 2014Updated 12 years ago
- An standalone execution trace library built on DynamoRIO.☆23Jul 4, 2022Updated 4 years ago
- ☆21May 5, 2022Updated 4 years ago
- Matlab simulations of the encoder and decoder for the New Radio LDPC code from 3GPP Release 15☆54Mar 11, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Trace Log Generation (CLI) on a target device or emulator : Generating context information of every instruction from a specific point (in…☆22Jan 16, 2017Updated 9 years ago
- ARM Assembler Editor and Simulator written in C++ with QT5 and ANTLR 4.8☆16Jun 15, 2020Updated 6 years ago
- A python parser for decoding arm aarch32 and aarch64 system registers☆26Mar 29, 2026Updated 3 months ago
- use two version gem5 to create spec2006 cpu simpoint & checkpoint☆16Oct 19, 2019Updated 6 years ago
- Agent Interface Compiler — One command. Every agent speaks your product. Transform OpenAPI specs into MCP Servers, Skills, CLAUDE.md, AGE…☆36Mar 16, 2026Updated 4 months ago
- Project notes, tools and utilities for the HP4952A protocol analyzer☆28Mar 8, 2026Updated 4 months ago
- Bare metal ultralight kernel for Raspberry Pi 3 (BCM2837)☆22May 8, 2018Updated 8 years ago