verimake-team / MLonFPGALinks
A series of mainstream machine learning algorithms implement on FPGA.
☆13Updated 4 years ago
Alternatives and similar repositories for MLonFPGA
Users that are interested in MLonFPGA are comparing it to the libraries listed below
Sorting:
- Verilog based BCH encoder/decoder☆125Updated 3 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- AES hardware engine for Xilinx Zynq platform☆32Updated 4 years ago
- I2C controller core☆46Updated 2 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆140Updated 2 years ago
- Verilog Ethernet Switch (layer 2)☆49Updated last year
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- AHB3-Lite Interconnect☆93Updated last year
- Verilog digital signal processing components☆156Updated 2 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆136Updated last year
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆74Updated last year
- AES加密解密算法的Verilog实现☆66Updated 9 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- JPEG Encoder Verilog☆78Updated 2 years ago
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆76Updated 7 months ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆60Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆130Updated 5 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆74Updated 4 years ago
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- Gigabit Ethernet UDP communication driver☆79Updated 6 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- ☆79Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago