were / bfsh
Being a full-stack hacker, RISCV, LLVM, and more.
☆18Updated 3 years ago
Alternatives and similar repositories for bfsh:
Users that are interested in bfsh are comparing it to the libraries listed below
- Skyloft: A General High-Efficient Scheduling Framework in User Space (SOSP 2024)☆32Updated 4 months ago
- Microarchitecture diagrams of several CPUs☆18Updated this week
- A GPU FP32 computation method with Tensor Cores.☆19Updated 2 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Updated 4 years ago
- Virtuoso is a new simulator that focuses on modelling various memory management and virtual memory aspects.☆28Updated last year
- What if everything is a io_uring?☆16Updated 2 years ago
- compiling DSLs to high-level hardware instructions☆22Updated 2 years ago
- (elastic) cuckoo hashing☆13Updated 4 years ago
- ☆18Updated last year
- Implements kernels with RISC-V Vector☆21Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆26Updated last week
- CPU micro benchmarks☆44Updated this week
- 基于FPGA实现用户态中断硬件机制与优化操作系统内核☆9Updated last year
- PTX-EMU is a simple emulator for CUDA program.☆26Updated last year
- This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…☆25Updated 11 months ago
- Backend & Frontend for JieLabs☆22Updated last year
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Updated 4 years ago
- MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies☆10Updated 4 years ago
- ☆15Updated 2 years ago
- 项目的主仓库☆23Updated 2 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆14Updated 2 weeks ago
- Recommended coding standard of Verilog and SystemVerilog.☆33Updated 3 years ago
- ☆28Updated 2 years ago
- Lower chisel memories to SRAM macros☆12Updated 10 months ago
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆17Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆21Updated 2 weeks ago
- Gem5 implementation of Pinned Loads: Taming Speculative Loads in Secure Processors☆9Updated 2 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆13Updated 2 months ago
- outline and links for PLDI 2022 tutorial☆17Updated 2 years ago
- Framework of pa code for THU compiler principle course.☆13Updated 5 years ago