Alternatives and similar repositories for bfsh

Users that are interested in bfsh are comparing it to the libraries listed below

• miaochenlu / Gem5_tutorials
  ☆20Updated last week
• jiegec / chisel-memory-lower
  Lower chisel memories to SRAM macros
  ☆12Updated last year
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆36Updated last month
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 2 years ago
• CMU-SAFARI / Virtuoso
  Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…
  ☆66Updated 3 weeks ago
• Synthesys-Lab / assassyn
  Asynchronous semantics for architectural simulation and synthesis.
  ☆26Updated last week
• oscomp / proj6-user-level-interrupt
  基于FPGA实现用户态中断硬件机制与优化操作系统内核
  ☆9Updated 2 months ago
• yhtzd / skyloft
  Skyloft: A General High-Efficient Scheduling Framework in User Space (SOSP 2024)
  ☆35Updated 8 months ago
• vickiegpt / computer-architecture-revisit-a-quantitative-approach
  This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…
  ☆25Updated last year
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆26Updated 4 months ago
• gty111 / PTX-EMU
  PTX-EMU is a simple emulator for CUDA program.
  ☆31Updated last month
• Jiacheng / honeycomb-osdi23-ae
  ☆15Updated 2 years ago
• MaxXSoft / Frenda
  Split large FIRRTL into separated modules for incremental compilation.
  ☆10Updated 3 years ago
• TiledTensor / TiledKernel
  TiledKernel is a code generation library based on macro kernels and memory hierarchy graph data structure.
  ☆19Updated last year
• dskarlatos / ElasticCuckooHashing
  (elastic) cuckoo hashing
  ☆14Updated 4 years ago
• ychen306 / vegen
  ☆29Updated 2 years ago
• WukLab / FPGA-OS
  ☆33Updated 4 years ago
• fpgasystems / hacc
  ETHZ Heterogeneous Accelerated Compute Cluster.
  ☆34Updated 2 months ago
• aakahlow / gem5Valid_Haswell
  ☆19Updated 5 years ago
• oscomp / proj23-lightweight-hypervisor
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Updated 4 years ago
• SwarmArch / T4
  Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"
  ☆28Updated 3 years ago
• iscas-tis / riscv-spec-core
  Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
  ☆14Updated this week
• JohndeVostok / APE
  A GPU FP32 computation method with Tensor Cores.
  ☆20Updated 2 years ago
• takahiro-hirofuchi / mesmeric-emulator
  MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies
  ☆10Updated 4 years ago
• efeslab / moesi-prime
  ☆15Updated 2 years ago
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆33Updated 2 years ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆14Updated 6 months ago
• cslab-ntua / contiguity-isca2020
  Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"
  ☆18Updated 4 years ago
• wangrunji0408 / rjrouter
  [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)
  ☆14Updated 4 years ago