Alternatives and similar repositories for z3pp

Users that are interested in z3pp are comparing it to the libraries listed below

• fuqi-jia / BLAN
  Bit-bLAsting solving Non-linear integer constraints.
  ☆23Updated 10 months ago
• SMT-COMP / smt-comp
  Files and tools for SMT-COMP, the International Satisfiability Modulo Theories Competition.
  ☆30Updated 3 months ago
• RafaelTupynamba / SMTSampler
  SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints
  ☆26Updated 5 years ago
• gipsyh / rIC3-HWMCC24
  rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission
  ☆11Updated 8 months ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆103Updated this week
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆41Updated 3 weeks ago
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆52Updated this week
• thufv / Deagle
  ☆19Updated 6 months ago
• jyao15 / G-CLN
  ☆12Updated 2 years ago
• bchurchill / pldi19-equivalence-checker
  Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"
  ☆43Updated 5 years ago
• zhoulaifu / xsat
  A Fast Floating-Point Satisfiability Solver
  ☆28Updated 6 years ago
• CVC4 / CVC4-archived
  CVC4 is an efficient open-source automatic theorem prover for satisfiability modulo theories (SMT) problems.
  ☆19Updated 4 years ago
• bitwuzla / bitwuzla
  Bitwuzla is a Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, floating-point arithmetic, arrays a…
  ☆254Updated 2 weeks ago
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated last year
• Gy-Hu / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆70Updated last year
• stanford-centaur / smt-switch
  A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.
  ☆126Updated this week
• muhos / ParaFROST
  A Parallel SAT Solver with GPU Accelerated Inprocessing
  ☆112Updated last month
• antoinemine / apron
  Apron Numerical Abstract Domain Library
  ☆125Updated 2 months ago
• SoftWiser-group / LaM4Inv
  Code for the paper "LLM Meets Bounded Model Checking: Neuro-symbolic Loop Invariant Inference" at ASE 2024
  ☆17Updated 9 months ago
• gryan11 / cln2inv
  Open source release from our ICLR 2020 paper, CLN2INV: Learning Loop Invariants with Continuous Logic Networks.
  ☆21Updated 4 years ago
• chc-comp / chc-tools
  Tools for manipulating CHC and related files
  ☆15Updated 2 years ago
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆82Updated 3 months ago
• arminbiere / gimsatul
  ☆34Updated 10 months ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆72Updated this week
• pddenhar / Z3-IC3-PDR
  Implementation of the IC3 / Property Directed Reachability algorithm using the the Z3 SMT solver.
  ☆15Updated 9 years ago
• shaowei-cai-group / X-SAT
  An advanced circuit-based sat solver
  ☆22Updated 3 months ago
• shaowei-cai-group / EasySAT
  A Simple CDCL Solver
  ☆29Updated 2 years ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆32Updated 10 months ago
• SVF-tools / Teaching-Software-Verification
  Teaching and Learning Software Verification via SVF
  ☆34Updated last week
• Gy-Hu / HWMCC24-benchmark
  Collection for submission (Hardware Model Checking Benchmark)
  ☆10Updated 7 months ago