CMU-SAFARI / rowhammer
Source code for testing the Row Hammer error mechanism in DRAM devices. Described in the ISCA 2014 paper by Kim et al. at http://users.ece.cmu.edu/~omutlu/pub/dram-row-hammer_isca14.pdf.
☆224Updated 9 years ago
Alternatives and similar repositories for rowhammer:
Users that are interested in rowhammer are comparing it to the libraries listed below
- TRRespass☆121Updated 3 years ago
- This repository contains examples of DRAMA reverse-engineering and side-channel attacks☆176Updated 7 years ago
- ☆148Updated 6 years ago
- PTLsim and QEMU based Computer Architecture Research Simulator☆129Updated 3 years ago
- ☆19Updated 4 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆61Updated 5 years ago
- This repository contains examples of Flush+Flush cache attacks☆157Updated 3 years ago
- Website and PoC collection for transient execution attacks☆177Updated 11 months ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆86Updated 3 years ago
- Tools to track memory accesses in applications and visualize the patterns to reveal opportunities for optimization.☆91Updated 9 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆130Updated last year
- Kernel Address Isolation to have Side-channels Efficiently Removed☆215Updated 3 years ago
- Buffer overflow testbed, research paper published at ACSAC 2011☆91Updated 7 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆59Updated 4 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- Creating beautiful gem5 simulations☆47Updated 3 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆21Updated last year
- This repository contains several tools to perform Cache Template Attacks☆145Updated last year
- Source code of the paper "Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical"☆139Updated 3 years ago
- HW interface for memory caches☆26Updated 4 years ago
- Trigger the rowhammer bug on ARMv8☆32Updated 5 years ago
- ☆34Updated 4 years ago
- Nemesis: Studying microarchitectural timing leaks in rudimentary CPU interrupt logic☆86Updated 3 years ago
- ☆35Updated 5 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆263Updated 4 years ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆43Updated 5 years ago
- Tool for testing and finding minimal eviction sets☆97Updated 3 years ago
- Microscope: Enabling Microarchitectural Replay Attacks☆18Updated 4 years ago
- ROB size testing utility☆142Updated 3 years ago