CMU-SAFARI / rowhammer
Source code for testing the Row Hammer error mechanism in DRAM devices. Described in the ISCA 2014 paper by Kim et al. at http://users.ece.cmu.edu/~omutlu/pub/dram-row-hammer_isca14.pdf.
☆228Updated 9 years ago
Alternatives and similar repositories for rowhammer:
Users that are interested in rowhammer are comparing it to the libraries listed below
- ☆149Updated 6 years ago
- ☆20Updated 4 years ago
- This repository contains examples of DRAMA reverse-engineering and side-channel attacks☆183Updated 7 years ago
- TRRespass☆122Updated 3 years ago
- Tools to track memory accesses in applications and visualize the patterns to reveal opportunities for optimization.☆92Updated 9 years ago
- Source code of the paper "Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical"☆139Updated 3 years ago
- Tool for testing and finding minimal eviction sets☆99Updated 3 years ago
- This repository contains examples of Flush+Flush cache attacks☆160Updated 3 years ago
- PTLsim and QEMU based Computer Architecture Research Simulator☆128Updated 3 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆130Updated last year
- This repository contains several tools to perform Cache Template Attacks☆148Updated last year
- Buffer overflow testbed, research paper published at ACSAC 2011☆91Updated 7 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆63Updated 5 years ago
- ☆34Updated 5 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- ☆187Updated 10 months ago
- Trigger the rowhammer bug on ARMv8☆32Updated 6 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 4 years ago
- Website and PoC collection for transient execution attacks☆180Updated last year
- This repository contains tools to perform modern cache attacks on ARM.☆289Updated 3 years ago
- Minimal RISC Extensions for Isolated Execution☆52Updated 5 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆89Updated 3 years ago
- ☆43Updated 6 years ago
- Nemesis: Studying microarchitectural timing leaks in rudimentary CPU interrupt logic☆87Updated 3 years ago
- Kernel Address Isolation to have Side-channels Efficiently Removed☆220Updated 3 years ago
- Next-gen Rowhammer fuzzer that uses non-uniform, frequency-based patterns (IEEE S&P '22).☆231Updated last year
- ESESC: A Fast Multicore Simulator☆135Updated 3 years ago
- ROB size testing utility☆146Updated 3 years ago
- Code to evaluate XLATE attacks as well existing cache attacks.☆30Updated 6 years ago
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆124Updated 4 years ago