CMU-SAFARI / rowhammerLinks
Source code for testing the Row Hammer error mechanism in DRAM devices. Described in the ISCA 2014 paper by Kim et al. at http://users.ece.cmu.edu/~omutlu/pub/dram-row-hammer_isca14.pdf.
☆227Updated 9 years ago
Alternatives and similar repositories for rowhammer
Users that are interested in rowhammer are comparing it to the libraries listed below
Sorting:
- This repository contains examples of DRAMA reverse-engineering and side-channel attacks☆183Updated 7 years ago
- ☆20Updated 4 years ago
- This repository contains examples of Flush+Flush cache attacks☆163Updated 3 years ago
- ☆149Updated 6 years ago
- ☆188Updated 11 months ago
- TRRespass☆124Updated 4 years ago
- Minimal RISC Extensions for Isolated Execution☆53Updated 5 years ago
- Source code of the paper "Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical"☆141Updated 3 years ago
- This repository contains several tools to perform Cache Template Attacks☆150Updated last year
- PTLsim and QEMU based Computer Architecture Research Simulator☆129Updated 3 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Buffer overflow testbed, research paper published at ACSAC 2011☆92Updated 7 years ago
- Tool for testing and finding minimal eviction sets☆103Updated 4 years ago
- Tools to track memory accesses in applications and visualize the patterns to reveal opportunities for optimization.☆92Updated 9 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆134Updated last year
- Website and PoC collection for transient execution attacks☆182Updated last year
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆23Updated last year
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆48Updated 5 years ago
- ☆35Updated 5 years ago
- [UNMAINTAINED] Implementation of the FLUSH+RELOAD side channel attack☆62Updated 7 years ago
- AMD Research Instruction Based Sampling Toolkit☆85Updated 4 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- ROB size testing utility☆151Updated 3 years ago
- Kernel Address Isolation to have Side-channels Efficiently Removed☆221Updated 3 years ago
- Code to evaluate XLATE attacks as well existing cache attacks.☆31Updated 6 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- Microscope: Enabling Microarchitectural Replay Attacks☆19Updated 4 years ago
- HW interface for memory caches☆28Updated 5 years ago