Source code for testing the Row Hammer error mechanism in DRAM devices. Described in the ISCA 2014 paper by Kim et al. at http://users.ece.cmu.edu/~omutlu/pub/dram-row-hammer_isca14.pdf.
☆235Sep 2, 2015Updated 10 years ago
Alternatives and similar repositories for rowhammer
Users that are interested in rowhammer are comparing it to the libraries listed below
Sorting:
- Test DRAM for bit flips caused by the rowhammer problem☆994Sep 2, 2015Updated 10 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆144Aug 24, 2023Updated 2 years ago
- ☆19Jun 20, 2020Updated 5 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Aug 2, 2019Updated 6 years ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆681Aug 29, 2023Updated 2 years ago
- Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "Block…☆19Jun 17, 2022Updated 3 years ago
- Rowhammer.js - A Remote Software-Induced Fault Attack in JavaScript☆522Jun 15, 2025Updated 8 months ago
- FPGA related files for ORAM☆14Sep 23, 2015Updated 10 years ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Oct 9, 2020Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Feb 6, 2023Updated 3 years ago
- ☆11Aug 23, 2023Updated 2 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆18May 17, 2020Updated 5 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- ☆21Feb 6, 2020Updated 6 years ago
- Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of variou…☆21Nov 2, 2016Updated 9 years ago
- New RowHammer mitigation mechanism that is area-, performance-, and energy-efficient especially at very low (e.g., 125) RowHammer thresho…☆17May 2, 2024Updated last year
- Source code for the Shifted Hamming Distance (SHD) filtering mechanism for sequence alignment. Described in the Bioinformatics journal pa…☆36Mar 29, 2020Updated 5 years ago
- This repository contains tools to perform modern cache attacks on ARM.☆295Dec 24, 2021Updated 4 years ago
- This repository is for sharing code and information related to researching the "rowhammer" problem with respect to GPUs.☆15Apr 20, 2017Updated 8 years ago
- This repository contains examples of DRAMA reverse-engineering and side-channel attacks☆194Aug 23, 2017Updated 8 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13May 15, 2020Updated 5 years ago
- SneakySnake is the first and the only pre-alignment filtering algorithm that works efficiently and fast on modern CPU, FPGA, and GPU arch…☆55Mar 31, 2023Updated 2 years ago
- ☆48Nov 4, 2022Updated 3 years ago
- A testcase generation tool for Persistent Memory Programs.☆15Jul 19, 2021Updated 4 years ago
- ☆16Jul 28, 2022Updated 3 years ago
- Securing System Logs With Intel SGX☆17Mar 31, 2017Updated 8 years ago
- ☆198Jun 12, 2024Updated last year
- Trigger the rowhammer bug on ARMv8☆35Apr 14, 2019Updated 6 years ago
- Tools for "Another Flip in the Wall"☆41Jun 12, 2018Updated 7 years ago
- Artifacts for "ZenHammer: Rowhammer Attacks on AMD Zen-based Platforms" (USENIX Security '24).☆60Jun 19, 2025Updated 8 months ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Apr 17, 2016Updated 9 years ago
- HWASim is a simulator for heterogeneous systems with CPUs and Hardware Accelerators (HWAs). It is released with the DASH memory scheduler…☆19Jan 11, 2016Updated 10 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- This repository contains examples of Flush+Flush cache attacks☆170Oct 12, 2021Updated 4 years ago
- A fast and scalable x86-64 multicore simulator☆388Nov 27, 2023Updated 2 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Apr 27, 2016Updated 9 years ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆113Aug 10, 2025Updated 6 months ago
- Source code for the software implementations of the GenASM algorithms proposed in our MICRO 2020 paper: Senol Cali et. al., "GenASM: A Hi…☆32Dec 19, 2022Updated 3 years ago