CMU-SAFARI / rowhammerLinks
Source code for testing the Row Hammer error mechanism in DRAM devices. Described in the ISCA 2014 paper by Kim et al. at http://users.ece.cmu.edu/~omutlu/pub/dram-row-hammer_isca14.pdf.
☆228Updated 10 years ago
Alternatives and similar repositories for rowhammer
Users that are interested in rowhammer are comparing it to the libraries listed below
Sorting:
- This repository contains examples of DRAMA reverse-engineering and side-channel attacks☆188Updated 8 years ago
- ☆20Updated 5 years ago
- PTLsim and QEMU based Computer Architecture Research Simulator☆130Updated 3 years ago
- This repository contains examples of Flush+Flush cache attacks☆165Updated 3 years ago
- TRRespass☆125Updated 4 years ago
- ☆195Updated last year
- Minimal RISC Extensions for Isolated Execution☆53Updated 6 years ago
- ☆149Updated 6 years ago
- This repository contains several tools to perform Cache Template Attacks☆156Updated 2 years ago
- ☆36Updated 6 years ago
- Tools to track memory accesses in applications and visualize the patterns to reveal opportunities for optimization.☆92Updated 10 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆89Updated 4 years ago
- Source code of the paper "Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical"☆143Updated 4 years ago
- Website and PoC collection for transient execution attacks☆188Updated last year
- Tool for testing and finding minimal eviction sets☆105Updated 4 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆138Updated 2 years ago
- This repository contains tools to perform modern cache attacks on ARM.☆292Updated 3 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆65Updated 5 years ago
- ☆14Updated 8 years ago
- tools for setting and accessing advaned low-level CPU features☆134Updated 2 years ago
- [UNMAINTAINED] Implementation of the FLUSH+RELOAD side channel attack☆63Updated 7 years ago
- Buffer overflow testbed, research paper published at ACSAC 2011☆92Updated 8 years ago
- Microscope: Enabling Microarchitectural Replay Attacks☆20Updated 5 years ago
- ☆35Updated 4 years ago
- ESESC: A Fast Multicore Simulator☆138Updated 4 years ago
- a Pin tool for collecting microarchitecture-independent workload characteristics☆60Updated last year
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Trigger the rowhammer bug on ARMv8☆34Updated 6 years ago
- AMD Research Instruction Based Sampling Toolkit☆91Updated 4 years ago