CMU-SAFARI / rowhammer
Source code for testing the Row Hammer error mechanism in DRAM devices. Described in the ISCA 2014 paper by Kim et al. at http://users.ece.cmu.edu/~omutlu/pub/dram-row-hammer_isca14.pdf.
☆217Updated 9 years ago
Related projects ⓘ
Alternatives and complementary repositories for rowhammer
- This repository contains examples of DRAMA reverse-engineering and side-channel attacks☆169Updated 7 years ago
- TRRespass☆120Updated 3 years ago
- This repository contains examples of Flush+Flush cache attacks☆154Updated 3 years ago
- ☆145Updated 6 years ago
- ☆19Updated 4 years ago
- This repository contains several tools to perform Cache Template Attacks☆141Updated last year
- Website and PoC collection for transient execution attacks☆169Updated 8 months ago
- Kernel Address Isolation to have Side-channels Efficiently Removed☆214Updated 2 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆42Updated 5 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆57Updated 4 years ago
- ☆181Updated 5 months ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆61Updated 5 years ago
- Minimal RISC Extensions for Isolated Execution☆50Updated 5 years ago
- This repository contains tools to perform modern cache attacks on ARM.☆281Updated 2 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆126Updated last year
- Tool for testing and finding minimal eviction sets☆95Updated 3 years ago
- Nemesis: Studying microarchitectural timing leaks in rudimentary CPU interrupt logic☆85Updated 3 years ago
- Creating beautiful gem5 simulations☆45Updated 3 years ago
- Reverse Engineering Page Table Caches in Your Processor☆365Updated 3 years ago
- Buffer overflow testbed, research paper published at ACSAC 2011☆89Updated 7 years ago
- Source code of the paper "Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical"☆139Updated 3 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆27Updated 4 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆255Updated 4 years ago
- Test DRAM for bit flips caused by the rowhammer problem☆960Updated 9 years ago
- Trigger the rowhammer bug on ARMv8☆31Updated 5 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆18Updated 9 months ago
- Microscope: Enabling Microarchitectural Replay Attacks☆17Updated 4 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆85Updated 3 years ago
- A port of the RIPE suite to RISC-V.☆28Updated 6 years ago
- ☆44Updated 5 years ago