USIMM: the Utah SImulated Memory Module
☆26Oct 22, 2014Updated 11 years ago
Alternatives and similar repositories for usimm
Users that are interested in usimm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13May 15, 2020Updated 6 years ago
- ☆11Aug 23, 2023Updated 2 years ago
- Shamir's secret-sharing method in the Galois Field GF(2**8), modified implementation of the original by Daniel Silverstone☆11Jun 11, 2020Updated 6 years ago
- A unified testbed for evaluating different Oblivious RAM☆61May 4, 2023Updated 3 years ago
- Path ORAM reference implementation☆36Jul 25, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- [MICRO'20] LENS: A Low-level NVRAM Profiler [USENIX Security'23] NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems☆14Jul 8, 2024Updated last year
- Proof-of-concept implementation of the Obelix software hardening framework, based on LLVM.☆12May 22, 2024Updated 2 years ago
- Gem5 with PCI Express integrated.☆24Sep 29, 2018Updated 7 years ago
- ☆20Jun 20, 2020Updated 6 years ago
- This is where gem5 based DRAM cache models live.☆20Mar 23, 2023Updated 3 years ago
- ☆47Dec 19, 2018Updated 7 years ago
- ☆14Jun 12, 2024Updated 2 years ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆22Dec 28, 2015Updated 10 years ago
- AutoBib: create beautiful bib files and html publication pages automagically☆14May 7, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆487Aug 3, 2024Updated last year
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- 使用verilog编写sdram控制器☆13Jun 22, 2019Updated 7 years ago
- Physics Informed Deep Learning for Traffic State Estimation: Illustrations with LWR and CTM Models☆24May 3, 2023Updated 3 years ago
- VANS: A validated NVRAM simulator☆27Nov 22, 2023Updated 2 years ago
- Benchmarking how quickly storage systems respond to GDPR queries☆12Mar 26, 2021Updated 5 years ago
- Financial literacy for computer science students☆32Mar 4, 2024Updated 2 years ago
- Reed Solomon Decoder (204,188)☆13Jul 17, 2014Updated 11 years ago
- Securing Data Analytics on Intel SGX using Randomization☆13Aug 30, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago
- ☆14Apr 28, 2016Updated 10 years ago
- Implementation of S3ORAM (CCS'17 & ACM TOPS'20)☆19Oct 24, 2022Updated 3 years ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆12Feb 12, 2016Updated 10 years ago
- Implements FCFS, SJF(Preemptive), Round-Robin☆15Oct 5, 2020Updated 5 years ago
- cache analysis platform developed at Emory University and CMU☆42Apr 17, 2024Updated 2 years ago
- Bioinformatics benchmarking package, based on the original BioBench developed by Albayraktaroglu et al, 2005☆13Dec 13, 2018Updated 7 years ago
- Multi-platform topology-aware memory management library☆12Apr 23, 2020Updated 6 years ago
- Securing storage encryption by using Intel SGX enclaves. First attempt for the isolation of OS components with trusted enclaves.