pranith / usimmLinks
USIMM: the Utah SImulated Memory Module
☆25Updated 11 years ago
Alternatives and similar repositories for usimm
Users that are interested in usimm are comparing it to the libraries listed below
Sorting:
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13Updated 5 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆79Updated 6 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆28Updated 10 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆90Updated 6 years ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- This is where gem5 based DRAM cache models live.☆18Updated 2 years ago
- (elastic) cuckoo hashing☆14Updated 5 years ago
- An FPGA-based full-stack in-storage computing system.☆38Updated 4 years ago
- ☆20Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆36Updated last year
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 5 years ago
- VANS: A validated NVRAM simulator☆26Updated last year
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆62Updated 8 years ago
- PARSEC Benchmark http://parsec.cs.princeton.edu 3.0-beta-20150206 ported to Ubuntu 22.04 and with proper version control and SPLASH2 port…☆101Updated this week
- gem5 Tips & Tricks☆70Updated 5 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆41Updated 2 weeks ago
- ☆33Updated 5 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆75Updated last month
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Memory System Microbenchmarks☆64Updated 2 years ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆21Updated 9 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆48Updated 8 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆50Updated last year
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆26Updated 10 years ago
- Gem5 with PCI Express integrated.☆21Updated 7 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 9 months ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆59Updated last year
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago