pranith / usimm
USIMM: the Utah SImulated Memory Module
☆21Updated 10 years ago
Related projects ⓘ
Alternatives and complementary repositories for usimm
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆74Updated 5 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆25Updated 9 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- An FPGA-based full-stack in-storage computing system.☆36Updated 4 years ago
- VANS: A validated NVRAM simulator☆26Updated last year
- This is where gem5 based DRAM cache models live.☆14Updated last year
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆35Updated 8 months ago
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆26Updated 4 months ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆27Updated last week
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆78Updated 5 years ago
- ☆29Updated 3 years ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆17Updated 8 years ago
- Memory System Microbenchmarks☆61Updated last year
- Clio, ASPLOS'22.☆72Updated 2 years ago
- ☆18Updated 4 years ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such a…☆53Updated 3 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆27Updated 2 months ago
- ☆15Updated last year
- MESIF cache coherency protocol for the GEM5 simulator☆13Updated 8 years ago
- ☆30Updated 4 years ago
- Creating beautiful gem5 simulations☆45Updated 3 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- gem5 simulator with a gpgpu+graphics GPU model☆48Updated 4 years ago
- Source code for NVAlloc-ASPLOS'22☆30Updated 2 years ago