Jash-2000 / Analog-and-Digital-VLSI-DesignLinks
Simulation projects on VLSI design.
☆12Updated 4 years ago
Alternatives and similar repositories for Analog-and-Digital-VLSI-Design
Users that are interested in Analog-and-Digital-VLSI-Design are comparing it to the libraries listed below
Sorting:
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆275Updated 5 months ago
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆226Updated 3 months ago
- ☆87Updated 2 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆115Updated last month
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆183Updated last year
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆169Updated 3 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆298Updated last month
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆78Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆160Updated last year
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆195Updated last week
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- SystemVerilog Tutorial☆183Updated last week
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆143Updated last month
- Verilog HDL files☆159Updated last year
- opensource EDA tool flor VLSI design☆35Updated 2 years ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆31Updated 5 years ago
- ☆359Updated 2 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆119Updated 3 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆113Updated 5 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆165Updated last year
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆48Updated last year
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆420Updated 4 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆104Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆80Updated 3 years ago
- ☆235Updated 3 months ago
- Fundamental analog circuit designs to kick start and embark the journey in the world of IC design.☆29Updated 2 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆107Updated 6 months ago
- Python library for SerDes modelling☆74Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆36Updated 3 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆167Updated last month