AmiraGuesmi-mls / Defensive-ApproximationLinks
Implementation of our proposed defense strategy against adversarial attacks "Defensive Approximation (DA)"
☆8Updated 3 years ago
Alternatives and similar repositories for Defensive-Approximation
Users that are interested in Defensive-Approximation are comparing it to the libraries listed below
Sorting:
- Heterogenous ML accelerator☆18Updated last month
- ☆11Updated 10 months ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆9Updated 5 years ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆13Updated 4 years ago
- ☆16Updated 2 years ago
- ☆26Updated last year
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- A comprehensive content-addressable accelerator simulation framework.☆17Updated 6 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆13Updated last year
- ☆26Updated 3 years ago
- first-order deep learning accelerator model☆18Updated 7 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- Computational Memory Neural Network Compiler☆11Updated 3 years ago
- ☆8Updated 2 months ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆23Updated last year
- ☆28Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆36Updated 4 years ago
- ☆16Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- ☆13Updated 4 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆11Updated last year
- Pytorch implementation of Bit-Flip based adversarial weight Attack (BFA)☆32Updated 3 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆14Updated 4 months ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆10Updated 2 years ago