AmiraGuesmi-mls / Defensive-Approximation
Implementation of our proposed defense strategy against adversarial attacks "Defensive Approximation (DA)"
☆8Updated 3 years ago
Alternatives and similar repositories for Defensive-Approximation:
Users that are interested in Defensive-Approximation are comparing it to the libraries listed below
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆9Updated 4 years ago
- ☆11Updated 8 months ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- Heterogenous ML accelerator☆18Updated 6 months ago
- ☆13Updated 4 years ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Updated 3 years ago
- Computational Memory Neural Network Compiler☆10Updated 3 years ago
- ☆27Updated 2 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- ☆25Updated 11 months ago
- Open-source artifacts and codes of our MICRO'23 paper titled “Sparse-DySta: Sparsity-Aware Dynamic and Static Scheduling for Sparse Multi…☆35Updated last year
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- A general framework for optimizing DNN dataflow on systolic array☆34Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Updated 2 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year
- ☆25Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- ☆11Updated last year
- first-order deep learning accelerator model☆18Updated 7 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated 3 years ago
- ☆11Updated 3 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆23Updated last year
- ☆39Updated 9 months ago
- ☆70Updated 5 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 5 years ago
- A comprehensive content-addressable accelerator simulation framework.☆15Updated 4 months ago
- ☆24Updated 5 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- mRNA☆22Updated 4 years ago