Alternatives and similar repositories for Defensive-Approximation

Users that are interested in Defensive-Approximation are comparing it to the libraries listed below

• ACADLab / SA-DS
  ☆11Updated 11 months ago
• souravsanyal06 / DNN-Dataflow-simulator
  Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture
  ☆9Updated 5 years ago
• SFU-HiAccel / uBench
  [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers
  ☆31Updated 3 years ago
• priyanka-raina / dnn-accelerator
  ☆13Updated 4 years ago
• GATECH-EIC / DNN-Chip-Predictor
  [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…
  ☆25Updated 2 years ago
• dimdano / adapt
  Fast Emulation of Approximate DNN Accelerators in PyTorch
  ☆23Updated last year
• scalesim-project / krittika
  Heterogenous ML accelerator
  ☆18Updated last month
• cucapra / fodlam
  first-order deep learning accelerator model
  ☆18Updated 7 years ago
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆45Updated 3 years ago
• horizon-research / systolic-array-dataflow-optimizer
  A general framework for optimizing DNN dataflow on systolic array
  ☆39Updated 4 years ago
• ucb-bar / MoCA
  ☆28Updated 2 years ago
• horizon-research / imagen
  ☆8Updated 3 months ago
• Accelergy-Project / processing-in-memory-design
  ☆25Updated last year
• he-actlab / planaria.code
  ☆26Updated 3 years ago
• Xilinx / hydra
  ☆12Updated 3 years ago
• CASR-HKU / DPACS
  ☆18Updated 2 years ago
• UIUC-ChenLab / Nimblock
  ☆13Updated 2 years ago
• I-Doctor / RTL_library_of_basic_hardware_units
  Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …
  ☆11Updated last year
• GATECH-EIC / Auto-NBA
  [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…
  ☆16Updated 3 years ago
• lukasc-ch / ExtendedBitPlaneCompression
  Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…
  ☆19Updated 5 years ago
• GATECH-EIC / AutoDNNchip
  ☆71Updated 5 years ago
• NaelF / BinaryCoP
  Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices
  ☆12Updated 3 years ago
• ehw-fit / tf-approximate
  Approximate layers - TensorFlow extension
  ☆27Updated 2 months ago
• os-hxfan / BayesNN_FPGA
  FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.
  ☆24Updated last year
• harvard-acc / FlexASR
  FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks
  ☆46Updated 4 months ago
• elliothe / N3H_Core
  [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores
  ☆12Updated 3 years ago
• IBM / cmnnc
  Computational Memory Neural Network Compiler
  ☆11Updated 3 years ago
• hqjenny / CoDeNet
  ☆19Updated 4 years ago
• menggg22 / CAMASim
  A comprehensive content-addressable accelerator simulation framework.
  ☆18Updated 7 months ago
• CMU-SAFARI / HWASim
  HWASim is a simulator for heterogeneous systems with CPUs and Hardware Accelerators (HWAs). It is released with the DASH memory scheduler…
  ☆19Updated 9 years ago