Alternatives and similar repositories for HDLBits-Verilog-Solutions:

Users that are interested in HDLBits-Verilog-Solutions are comparing it to the libraries listed below

• y-C-x / HDLBits_Solution
  My solution to the problem set on HDLBits.
  ☆21Updated 4 years ago
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆336Updated last year
• snbk001 / Verilog-Design-Examples
  Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…
  ☆100Updated 11 months ago
• Akashtailor-exe / 30-days-of-verilog
  30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills a…
  ☆30Updated last year
• alfadelta10010 / COD-Lab
  Instructions & Assignments for COD Lab - UE22EC352A
  ☆4Updated 2 months ago
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆345Updated 5 months ago
• merldsu / RISCV_Single_Cycle_Core
  This repository contains the design files of RISC-V Single Cycle Core
  ☆32Updated last year
• sudhamshu091 / 32-Verilog-Mini-Projects
  Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …
  ☆607Updated 2 months ago
• abdelazeem201 / ASIC-Design-Roadmap
  The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…
  ☆287Updated 4 months ago
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆200Updated 7 years ago
• amradel2020 / vlsi_linkedin_index
  This repo provide an index of VLSI content creators and their materials
  ☆140Updated 4 months ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆276Updated 2 years ago
• vipinkmenon / neuralNetwork
  ☆251Updated 10 months ago
• Gowtham1729 / Image-Processing
  Image Processing Toolbox in Verilog using Basys3 FPGA
  ☆187Updated last year
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆397Updated 4 years ago
• Ummidichandrika / 100-Days-of-RTL
  ☆105Updated last year
• UndefeatedSunny / VLSI-Interview-Questions
  Digital Design verilog tricky problems having industry standards
  ☆22Updated 4 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆384Updated 4 months ago
• vprabhu28 / 16-Bit-CPU-using-Verilog
  Design of a 16-Bit CPU using Verilog
  ☆29Updated 5 years ago
• martinKindall / risc-v-single-cycle
  A Single Cycle Risc-V 32 bit CPU
  ☆36Updated last year
• FPGADude / Digital-Design
  Verilog HDL files
  ☆114Updated 7 months ago
• zslwyuan / Basic-SIMD-Processor-Verilog-Tutorial
  Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …
  ☆128Updated 2 years ago
• ekb0412 / 100DaysofRTL
  "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado
  ☆62Updated last year
• arm-university / VLSI-Fundamentals-Education-Kit
  Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …
  ☆219Updated 5 months ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆404Updated 2 years ago
• Prajwal-ECE / RTL-Coding
  ☆9Updated 2 years ago
• Evensgn / RISC-V-CPU
  RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
  ☆250Updated 7 years ago
• jasonlin316 / RISC-V-CPU
  A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.
  ☆122Updated 5 years ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆548Updated last year
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆766Updated 5 months ago