Adrofier / HDLBits-Verilog-SolutionsLinks
Solutions to HDLBits Verilog Problem Set
☆24Updated 3 years ago
Alternatives and similar repositories for HDLBits-Verilog-Solutions
Users that are interested in HDLBits-Verilog-Solutions are comparing it to the libraries listed below
Sorting:
- My solution to the problem set on HDLBits.☆25Updated 4 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆249Updated last week
- 100 Days of RTL☆369Updated 9 months ago
- Verilog HDL files☆141Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆123Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆110Updated 3 years ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆49Updated 4 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆47Updated last year
- 30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills a…☆37Updated last year
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆343Updated 3 weeks ago
- This repo provide an index of VLSI content creators and their materials☆150Updated 9 months ago
- ☆111Updated last year
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆352Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆79Updated last year
- Verilog implementation of multi-stage 32-bit RISC-V processor☆106Updated 4 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆42Updated 4 years ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆27Updated last year
- A Single Cycle Risc-V 32 bit CPU☆46Updated 2 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆49Updated 11 months ago
- This project aims to implement a pipelined processor based on the RISC-V instruction set architecture (ISA) using Vivado and Verilog. The…☆17Updated 9 months ago
- ECE 3300 HDL Code☆45Updated 2 years ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆10Updated 9 months ago
- For aspiring hardware engineers out there.☆68Updated 2 months ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆56Updated 2 years ago
- opensource EDA tool flor VLSI design☆33Updated last year
- Single Cycle RISC MIPS Processor☆33Updated 3 years ago
- Single Cycle MIPS Pipelined Processor using Verilog☆14Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆60Updated 2 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆129Updated last week
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆128Updated 5 years ago