Solutions to HDLBits Verilog Problem Set
☆56Jul 27, 2025Updated last year
Alternatives and similar repositories for HDLBits-Verilog-Solutions
Users that are interested in HDLBits-Verilog-Solutions are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated 2 years ago
- In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools. Part of India’s largest colla…☆10Nov 25, 2025Updated 11 months ago
- Solutions to ASMBits ARMv7 problem set.☆13Dec 13, 2017Updated 8 years ago
- Verification of an Asynchronous FIFO using UVM & SVA☆13Jun 26, 2025Updated last year
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆11Apr 9, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆23Feb 20, 2026Updated 8 months ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 5 years ago
- ☆13Sep 17, 2023Updated 3 years ago
- A data packing technique for QC-LDPC codec RTL min-sum layer decoding architecture☆12Aug 15, 2026Updated 2 months ago
- AMBA bus lecture material☆11Jan 21, 2020Updated 6 years ago
- Display Stream Compression 1.2a☆18Oct 18, 2023Updated 3 years ago
- 台灣買房議價助手☆15Apr 25, 2026Updated 6 months ago
- Official NTRU+ implementations: reference, optimized, AVX2, and ARMv8-A NEON☆14Updated this week
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆21Aug 19, 2024Updated 2 years ago
- Verilog Project☆24Aug 30, 2021Updated 5 years ago
- Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024☆28Mar 20, 2025Updated last year
- ☆17Jan 13, 2024Updated 2 years ago
- Config files for my GitHub profile.☆14Apr 21, 2025Updated last year
- Synchronous FIFOs designed in Verilog/System Verilog.☆26Dec 21, 2025Updated 10 months ago
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆26Jul 9, 2025Updated last year
- A PyTorch-based numerical simulator for decoders in quantum error correction.☆15Updated this week
- Structured UVM Course☆77Jan 4, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Low-level asynchronous communication layer for Async PRAW 7+.☆11Updated this week
- (very) simple os that using C☆16Sep 1, 2026Updated 2 months ago
- Source repository for BECE Vault — the free, semester-wise notes library for Bachelor in Computer Engineering at Pokhara University. Brow…☆22Updated this week
- ☆24Jul 20, 2023Updated 3 years ago
- Easy setup of GoWin FPGA SDK on Linux. A single script (main_launcher) automates all the critical steps and quickly fires up the IDE.☆32Apr 23, 2020Updated 6 years ago
- SystemVerilog examples and projects☆21Jun 10, 2025Updated last year
- ☆44Jun 24, 2026Updated 4 months ago
- A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak.☆15Apr 8, 2026Updated 6 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆90Dec 14, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Post-processing decoding of Quantum Low Density Parity Check Codes.☆15Nov 28, 2023Updated 2 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆23Aug 5, 2023Updated 3 years ago
- ☆21Apr 5, 2021Updated 5 years ago
- Reusable 4-bit CPU in Logisim with Verilog HDL, ISA docs, and a browser playground☆15Feb 24, 2026Updated 8 months ago
- A Verilog implementation of a processor cache.☆40Dec 29, 2017Updated 8 years ago
- Universal Histogram Interface☆22Updated this week
- Repo for STM32F411x based Black Pill Development Board☆27Jul 11, 2024Updated 2 years ago