☆21Nov 8, 2025Updated 11 months ago
Alternatives and similar repositories for vsd-openlane
Users that are interested in vsd-openlane are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆71Apr 13, 2024Updated 2 years ago
- Understand how TCL scripting automates ASIC synthesis and timing analysis using Yosys & OpenTimer, with CSV/Excel inputs acting as fr…☆21Oct 26, 2025Updated 11 months ago
- ☆25Oct 3, 2025Updated last year
- Semiconductor Packaging Fundamentals☆44May 19, 2025Updated last year
- This repository is a detailed summary of RTL design using sky130 PDK organized by VLSI System Design☆28Jun 1, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Project Details of Vehicle Tracking System☆10Apr 21, 2017Updated 9 years ago
- ☆20Sep 16, 2022Updated 4 years ago
- ☆17Jul 14, 2024Updated 2 years ago
- ☆11Dec 18, 2020Updated 5 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆23Jul 5, 2021Updated 5 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆21Aug 19, 2024Updated 2 years ago
- ☆15Mar 25, 2025Updated last year
- Superscalar dual-issue RISC-V processor☆19Aug 4, 2026Updated 2 months ago
- This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primar…☆45Mar 28, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆26Nov 11, 2025Updated 10 months ago
- A minimal neuromorphic chip design in SystemVerilog to learn how brain-inspired computing works from the ground up.☆29Mar 30, 2026Updated 6 months ago
- Automates signal integrity (SI) and power integrity (PI) related simulations.☆18Oct 1, 2026Updated last week
- An Altium to Kicad PCB convertor written in C#☆20Apr 9, 2021Updated 5 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆20Jan 21, 2022Updated 4 years ago
- opensource EDA tool flor VLSI design☆38Sep 17, 2023Updated 3 years ago
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated 11 months ago
- UART implementation using verilog☆39Feb 14, 2023Updated 3 years ago
- Open Source VLSI Tools☆33Feb 6, 2021Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - Verilog HDL Projects☆59Sep 30, 2026Updated last week
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆31May 4, 2024Updated 2 years ago
- 2D Systolic Array Multiplier☆35Aug 22, 2026Updated last month
- coursera code☆13Jun 27, 2013Updated 13 years ago
- ☆12Nov 18, 2024Updated last year
- Exemplary LLVM function pass implementing Control Flow Flattening.☆17May 2, 2018Updated 8 years ago
- This projects contains Veriolg code and timing analysis of a asynchronous FIFO. The README.md document is maintained, which explains ever…☆51Jul 29, 2024Updated 2 years ago
- An FPGA implementation of a digital storage oscilloscope.☆28Apr 20, 2017Updated 9 years ago
- Chip on Wafer on Substrate (CoWoS) Guide☆55Feb 1, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆13Sep 1, 2026Updated last month
- Clock Fault Injector - Clock Glitching Attack with Chipwhisperer☆10Dec 26, 2024Updated last year
- Extracts specified data from a VCD file into CSV form☆10Jan 10, 2020Updated 6 years ago
- Small and lightweight x86-64 VBR bootkit for research purposes☆10Dec 7, 2022Updated 3 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆64Jan 18, 2025Updated last year
- ☆13Apr 25, 2025Updated last year
- A research shell for Alveo V80☆48Sep 28, 2026Updated last week