☆21Nov 8, 2025Updated 9 months ago
Alternatives and similar repositories for vsd-openlane
Users that are interested in vsd-openlane are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆72Apr 13, 2024Updated 2 years ago
- Understand how TCL scripting automates ASIC synthesis and timing analysis using Yosys & OpenTimer, with CSV/Excel inputs acting as fr…☆19Oct 26, 2025Updated 9 months ago
- ☆25Oct 3, 2025Updated 10 months ago
- Semiconductor Packaging Fundamentals☆36May 19, 2025Updated last year
- This repository is a detailed summary of RTL design using sky130 PDK organized by VLSI System Design☆28Jun 1, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆19Sep 16, 2022Updated 3 years ago
- ☆17Jul 14, 2024Updated 2 years ago
- ☆11Dec 18, 2020Updated 5 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆23Jul 5, 2021Updated 5 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆21Aug 19, 2024Updated last year
- ☆15Mar 25, 2025Updated last year
- Superscalar dual-issue RISC-V processor☆19Updated this week
- This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primar…☆44Mar 28, 2022Updated 4 years ago
- ☆25Nov 11, 2025Updated 8 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A minimal neuromorphic chip design in SystemVerilog to learn how brain-inspired computing works from the ground up.☆29Mar 30, 2026Updated 4 months ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆20Jan 21, 2022Updated 4 years ago
- opensource EDA tool flor VLSI design☆38Sep 17, 2023Updated 2 years ago
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated 9 months ago
- Repository containing common Makefiles for setting up conda environments.☆10Feb 10, 2023Updated 3 years ago
- Open Source VLSI Tools☆33Feb 6, 2021Updated 5 years ago
- Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - Verilog HDL Projects☆49May 26, 2026Updated 2 months ago
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆26May 4, 2024Updated 2 years ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆43Dec 5, 2019Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆126Jul 31, 2021Updated 5 years ago
- Exemplary LLVM function pass implementing Control Flow Flattening.☆17May 2, 2018Updated 8 years ago
- An FPGA implementation of a digital storage oscilloscope.☆28Apr 20, 2017Updated 9 years ago
- This projects contains Veriolg code and timing analysis of a asynchronous FIFO. The README.md document is maintained, which explains ever…☆49Jul 29, 2024Updated 2 years ago
- ☆13Jul 23, 2026Updated 2 weeks ago
- Clock Fault Injector - Clock Glitching Attack with Chipwhisperer☆10Dec 26, 2024Updated last year
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆60Jan 18, 2025Updated last year
- Small and lightweight x86-64 VBR bootkit for research purposes☆10Dec 7, 2022Updated 3 years ago
- Sphinx theme for Renku documentation.☆12Aug 3, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Apr 25, 2025Updated last year
- A research shell for Alveo V80☆42Updated this week
- Simple Assembly Language Programs (8086)☆48May 11, 2017Updated 9 years ago
- Introduction to Chip Design☆72Jul 3, 2026Updated last month
- A simple utility for doing RISC-V HPM perf monitoring.☆18May 8, 2017Updated 9 years ago
- Bilingual FPGA-based SDR course for Zynq with labs, hardware workflow, MATLAB/Simulink and DSP implementation track☆74Updated this week
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆17Dec 24, 2020Updated 5 years ago