FPGAwars / apio-examples
Apio examples
☆34Updated last week
Alternatives and similar repositories for apio-examples:
Users that are interested in apio-examples are comparing it to the libraries listed below
- IP submodules, formatted for easier CI integration☆29Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- PMOD boards for ULX3S☆42Updated last year
- CRUVI Standard Specifications☆17Updated 8 months ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated 3 weeks ago
- verilog core for ws2812 leds☆32Updated 3 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 2 months ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆34Updated 2 years ago
- Learn FPGAs by building interesting hardware projects.☆25Updated 2 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆25Updated 11 months ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆32Updated 6 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆61Updated 3 months ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Development board for Lattice Crosslink-NX 72QFN☆28Updated 4 years ago
- Small footprint and configurable SPI core☆40Updated 3 weeks ago
- QuSoC demo projects and template☆21Updated 7 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- ☆12Updated 4 months ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38Updated 2 years ago
- Block probes for Icestudio => Sigrok integration (with Pulseview GUI)☆33Updated 6 months ago
- ☆54Updated 2 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 3 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago