FPGAwars / apio-examples
Apio examples
☆35Updated 3 weeks ago
Alternatives and similar repositories for apio-examples:
Users that are interested in apio-examples are comparing it to the libraries listed below
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago
- verilog core for ws2812 leds☆32Updated 3 years ago
- PMOD boards for ULX3S☆42Updated last year
- FPGA development in PlatformIO, using the Icestorm opensource toolchain☆21Updated 8 years ago
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Updated 8 years ago
- Block probes for Icestudio => Sigrok integration (with Pulseview GUI)☆33Updated 7 months ago
- CRUVI Standard Specifications☆17Updated 9 months ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆76Updated this week
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- ice40 USB Analyzer☆57Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- FPGA 101 - Workshop materials☆75Updated 5 years ago
- NeTV2 SoC based on LiteX☆16Updated 6 years ago
- Learn FPGAs by building interesting hardware projects.☆25Updated 2 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- UPduino☆26Updated 4 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆37Updated 3 years ago
- Cross compile FPGA tools☆22Updated 4 years ago
- Xilinx Virtual Cable Daemon☆19Updated 5 years ago
- Program Lattice MachXO2/3 with CircuitPython☆12Updated 5 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38Updated 2 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated this week
- ICE40 FPGA Cape for Beaglebone☆50Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year