Alternatives and similar repositories for edg-ide:

Users that are interested in edg-ide are comparing it to the libraries listed below

• mmicko / cross-fpga
  Cross compile FPGA tools
  ☆22Updated 4 years ago
• m-labs / microscope
  Finding the bacteria in rotting FPGA designs.
  ☆13Updated 4 years ago
• whitequark / icefloorplan
  iCE40 floorplan viewer
  ☆24Updated 6 years ago
• mattvenn / ws2812-core
  verilog core for ws2812 leds
  ☆32Updated 3 years ago
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆32Updated 3 years ago
• TinyTapeout / tt-demo-pcb
  Demo board for TT4 and beyond
  ☆20Updated 2 weeks ago
• mithro / valentyusb
  USB Full-Speed core written in migen/LiteX
  ☆17Updated 5 years ago
• xobs / spibone
  Wishbone bridge over SPI
  ☆11Updated 5 years ago
• YosysHQ / prjtrellis-db
  Project Trellis database
  ☆13Updated last year
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆47Updated this week
• ArcaneNibble / KinglerPAR
  Next-Generation FPGA Place-and-Route
  ☆10Updated 6 years ago
• GuzTech / misato
  RISC-V Processor written in Amaranth HDL
  ☆35Updated 3 years ago
• mattvenn / vga_clock_pcb
  Open source hardware down to the chip level!
  ☆30Updated 3 years ago
• TinyTapeout / tt-multiplexer
  ☆14Updated last month
• trabucayre / quickfeather-notes
  Notes, scripts and apps to quickfeather board
  ☆10Updated 3 years ago
• bieganski / mtkcpu
  RISC-V CPU implementation in Amaranth HDL (aka nMigen)
  ☆28Updated 4 months ago
• xobs / lxbuildenv
  Simplified environment for litex
  ☆14Updated 4 years ago
• SymbioticEDA / nerv
  Naive Educational RISC-V -- A simple single-stage RV32I processor
  ☆25Updated 4 years ago
• icebreaker-fpga / icebreaker-amaranth-examples
  This repository contains iCEBreaker examples for Amaranth HDL.
  ☆38Updated last year
• emeb / up5k_riscv
  There are many RISC V projects on iCE40. This one is mine.
  ☆14Updated 4 years ago
• tomverbeure / sidechan
  Side channel communication test within an FPGA
  ☆11Updated 4 years ago
• gatecat / meowality
  ☆15Updated last year
• phanrahan / mantle
  mantle library
  ☆42Updated 2 years ago
• phanrahan / loam
  Loam system models
  ☆16Updated 5 years ago
• dan-rodrigues / ics-adpcm
  Programmable multichannel ADPCM decoder for FPGA
  ☆23Updated 4 years ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆23Updated 4 years ago
• BerkeleyHCI / PolymorphicBlocks
  A work-in-progress board-level hardware description language (HDL) providing design automation through generators and block polymorphism.
  ☆74Updated this week
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆54Updated 2 weeks ago
• f4pga / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
  ☆32Updated 2 years ago
• fallen / SucreLA
  Open source Logic Analyzer based on LiteX SoC
  ☆24Updated last month