BerkeleyHCI / edg-ide
☆13Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for edg-ide
- Cross compile FPGA tools☆22Updated 3 years ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- verilog core for ws2812 leds☆31Updated 3 years ago
- Benchmarks for Yosys development☆22Updated 4 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- Finding the bacteria in rotting FPGA designs.☆13Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆47Updated 10 months ago
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- System on Chip toolkit for nMigen☆20Updated 4 years ago
- Demo board for TT4 and beyond☆19Updated last month
- ☆10Updated 5 years ago
- LiteX project for the ButterStick bootloader☆12Updated last year
- Simplified environment for litex☆13Updated 4 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- ☆13Updated this week
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 3 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 3 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- There are many RISC V projects on iCE40. This one is mine.☆14Updated 4 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- A padring generator for ASICs☆22Updated last year
- Project Trellis database☆12Updated last year
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year