Alternatives and similar repositories for edg-ide

Users that are interested in edg-ide are comparing it to the libraries listed below

• mballance / fwrisc-s
  ☆10Updated 5 years ago
• gatecat / hrt
  Hot Reconfiguration Technology demo
  ☆40Updated 2 years ago
• mattvenn / vga_clock_pcb
  Open source hardware down to the chip level!
  ☆30Updated 3 years ago
• robtaylor / amaranth-awesome
  Awesome projects using the Amaranth HDL
  ☆13Updated 3 months ago
• mmicko / cross-fpga
  Cross compile FPGA tools
  ☆22Updated 4 years ago
• znah / tt09
  ☆13Updated 2 months ago
• whitequark / icefloorplan
  iCE40 floorplan viewer
  ☆24Updated 6 years ago
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆32Updated 3 years ago
• amaranth-lang / rtl-debugger
  VS Code based debugger for hardware designs in Amaranth or Verilog
  ☆38Updated 5 months ago
• TinyTapeout / tt-demo-pcb
  Demo board for TT4 and beyond
  ☆21Updated 2 months ago
• TinyTapeout / tt-support-tools
  tools used by project repos to test configuration, generate OpenLane run summaries and documentation
  ☆20Updated last week
• m-labs / nmigen-soc
  System on Chip toolkit for nMigen
  ☆19Updated 5 years ago
• www-asics-ws / usb1_device
  USB 1.1 Device IP Core
  ☆21Updated 7 years ago
• trabucayre / quickfeather-notes
  Notes, scripts and apps to quickfeather board
  ☆10Updated 3 years ago
• hamsternz / lfsr_scramblers
  Experiments with self-synchronizing LFSR scramblers
  ☆15Updated 4 years ago
• amaranth-lang / amaranth-yosys
  WebAssembly-based Yosys distribution for Amaranth HDL
  ☆26Updated 3 weeks ago
• amaranth-lang / rfcs
  RFCs for changes to the Amaranth language and standard components
  ☆18Updated this week
• cclienti / wavedisp
  Python classes to create agnostic wave files for HDL simulator viewer
  ☆11Updated 5 years ago
• thoughtpolice / yosys-bluespec
  Yosys plugin for synthesis of Bluespec code
  ☆15Updated 3 years ago
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆16Updated 2 years ago
• BerkeleyHCI / PolymorphicBlocks
  A work-in-progress board-level hardware description language (HDL) providing design automation through generators and block polymorphism.
  ☆81Updated 2 weeks ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆48Updated 4 months ago
• xobs / spibone
  Wishbone bridge over SPI
  ☆11Updated 5 years ago
• zglue / ZEF
  zGlue Chiplet Info Exchange Format (ZEF)
  ☆10Updated 3 years ago
• tomverbeure / sidechan
  Side channel communication test within an FPGA
  ☆11Updated 4 years ago
• icebreaker-fpga / icebreaker-amaranth-examples
  This repository contains iCEBreaker examples for Amaranth HDL.
  ☆38Updated last year
• britovski / adder
  Adder in VHDL to test the digital flow using ghdl and GTKwave (front-end) and openlane (back-end). Translated from the original https://g…
  ☆11Updated 3 years ago
• NyanCAD / Mosaic
  A modern schematic entry and simulation program
  ☆68Updated last year
• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆28Updated 7 months ago
• antmicro / verilator-dynamic-scheduler-examples
  ☆22Updated last week