Open source FPGA silicon
β348Sep 5, 2026Updated this week
Alternatives and similar repositories for aegis
Users that are interested in aegis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Modular RISC-V implementation & SoCβ21Aug 29, 2026Updated last week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain ποΈβ288Updated this week
- A tiny FABulous FPGA for TTIHP26aβ15Apr 9, 2026Updated 4 months ago
- Fabric generator and CAD tools graphical frontendβ18Aug 5, 2025Updated last year
- β64Jul 11, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer β’ AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Exploring gate level simulationβ60Mar 27, 2026Updated 5 months ago
- Greyhound on IHP SG13G2 0.13 ΞΌm BiCMOS processβ107Aug 31, 2026Updated last week
- β174Jan 4, 2026Updated 8 months ago
- FPGA synthesis toolβ144Updated this week
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tapeβ¦β43Jul 10, 2026Updated last month
- Tiny Tapeout project build tools + chip integration scriptsβ35Aug 20, 2026Updated 2 weeks ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Boardβ24Nov 17, 2021Updated 4 years ago
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.β48Jul 13, 2026Updated last month
- Elements Software Development Kitβ13Jan 8, 2026Updated 8 months ago
- GPU virtual machines on DigitalOcean Gradient AI β’ AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ASIC implementation flow infrastructure, successor to OpenLaneβ533Updated this week
- Zucker SOCβ17Jun 11, 2025Updated last year
- A hardware component library developed with ROHD.β115Updated this week
- Netlist API (and more) for EDA flow developmentβ160Updated this week
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlistsβ42Aug 25, 2026Updated last week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppoβ¦β617Updated this week
- Full Speed USB DFU interface for FPGA and ASIC designsβ21Mar 10, 2024Updated 2 years ago
- Open-source PDK version managerβ64Aug 27, 2026Updated last week
- C compiler in Zigβ22Jul 20, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available β’ AdRun AI, ML, and HPC workloads on powerful cloud GPUsβwithout limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.β273Aug 30, 2026Updated last week
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotbβ60Aug 30, 2026Updated last week
- A minimalist HDL built entirely from logic gates for education and experimentation. Compiles circuits to C so that they can run anywhereβ51Jul 3, 2026Updated 2 months ago
- HeiChips 2025 LibreLane Workshopβ18Aug 25, 2025Updated last year
- Library of FPGA architecturesβ34Updated this week
- Baochip 1x Siliconβ472Aug 23, 2026Updated 2 weeks ago
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.β61May 10, 2026Updated 3 months ago
- A novel Design-for-Test flow using LibreLaneβ46May 9, 2026Updated 3 months ago
- Digital logic benchmark suiteβ85Aug 17, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer β’ AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.β143Aug 23, 2026Updated 2 weeks ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA boardβ33May 15, 2023Updated 3 years ago
- Debug waveforms with GDBβ33Nov 12, 2025Updated 9 months ago
- β137Jul 12, 2026Updated last month
- sump3 logic analyzerβ44Jul 26, 2026Updated last month
- Open Logic FPGA Standard Libraryβ1,009Updated this week
- Project template for wafer.space MPW runs using the gf180mcu PDKβ43Aug 12, 2026Updated 3 weeks ago