Open source FPGA silicon
β350Sep 5, 2026Updated 2 months ago
Alternatives and similar repositories for aegis
Users that are interested in aegis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Modular RISC-V implementation & SoCβ24Oct 21, 2026Updated 2 weeks ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain ποΈβ313Updated this week
- A tiny FABulous FPGA for TTIHP26aβ15Apr 9, 2026Updated 6 months ago
- Additional resources for simulation and testing of OpenROM that are not included in the OpenRAM repo.β12May 14, 2025Updated last year
- β65Jul 11, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer β’ AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- β11Mar 22, 2022Updated 4 years ago
- Fabric generator and CAD tools graphical frontendβ19Oct 6, 2026Updated last month
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tapeβ¦β44Jul 10, 2026Updated 3 months ago
- A ROHD-based framework for connectivity and assembly of hardware designs.β14Sep 9, 2026Updated last month
- Topaz Computerβ15Jul 15, 2026Updated 3 months ago
- Greyhound on IHP SG13G2 0.13 ΞΌm BiCMOS processβ112Aug 31, 2026Updated 2 months ago
- A fast, open-source DRC (Design Rule Check) engine for GDSII layouts.β63Oct 29, 2026Updated last week
- Foundational workflow for an open-source GPUβ38Updated this week
- Exploring gate level simulationβ60Oct 24, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient β’ AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Dual RISC-V DISC with integrated eFPGAβ18Oct 9, 2021Updated 5 years ago
- Open-source EDA framework for RTL elaboration, netlist analysis, and transformation, with C++ and Python APIsβ169Updated this week
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulatorsβ29May 20, 2026Updated 5 months ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDKβ26Oct 17, 2026Updated 2 weeks ago
- FPGA synthesis toolβ146Oct 13, 2026Updated 3 weeks ago
- ROHD Wave Viewer is a waveform viewer Flutter app, part of the ROHD ecosystem. It works in-browser, integrated as a Flutter widget, used β¦β14Oct 25, 2026Updated last week
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)β93Oct 21, 2026Updated 2 weeks ago
- ASIC implementation flow infrastructure, successor to OpenLaneβ624Updated this week
- β176Jan 4, 2026Updated 10 months ago
- Deploy on Railway without the complexity - Free Credits Offer β’ AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXIβ137Updated this week
- A hardware component library developed with ROHD.β117Updated this week
- Custom Standard Cell Library for GF180MCU process node on open PDK.β14Oct 11, 2026Updated 3 weeks ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Boardβ25Nov 17, 2021Updated 4 years ago
- Zucker SOCβ17Jun 11, 2025Updated last year
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.β61May 10, 2026Updated 5 months ago
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.β48Jul 13, 2026Updated 3 months ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotbβ61Updated this week
- C compiler in Zigβ22Jul 20, 2025Updated last year
- Managed Database hosting by DigitalOcean β’ AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Multi-Dataflow Composer (MDC) design suiteβ11Updated this week
- Full Speed USB DFU interface for FPGA and ASIC designsβ21Mar 10, 2024Updated 2 years ago
- A novel Design-for-Test flow using LibreLaneβ50May 9, 2026Updated 5 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and piβ¦β1,431Updated this week
- Tiny Tapeout project build tools + chip integration scriptsβ37Updated this week
- A Python tool that compiles neural network weights directly into synthesizable Verilog for the ASIC toolchain.β15Sep 3, 2026Updated 2 months ago
- β22Updated this week