Open source FPGA silicon
β347Sep 5, 2026Updated 3 weeks ago
Alternatives and similar repositories for aegis
Users that are interested in aegis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Modular RISC-V implementation & SoCβ22Aug 29, 2026Updated 3 weeks ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain ποΈβ301Updated this week
- A tiny FABulous FPGA for TTIHP26aβ15Apr 9, 2026Updated 5 months ago
- Fabric generator and CAD tools graphical frontendβ19Aug 5, 2025Updated last year
- β65Jul 11, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI β’ AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Exploring gate level simulationβ60Mar 27, 2026Updated 6 months ago
- Greyhound on IHP SG13G2 0.13 ΞΌm BiCMOS processβ110Aug 31, 2026Updated 3 weeks ago
- β173Jan 4, 2026Updated 8 months ago
- FPGA synthesis toolβ145Updated this week
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tapeβ¦β44Jul 10, 2026Updated 2 months ago
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)β86Aug 10, 2026Updated last month
- Tiny Tapeout project build tools + chip integration scriptsβ36Updated this week
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Boardβ25Nov 17, 2021Updated 4 years ago
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.β48Jul 13, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer β’ AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Elements Software Development Kitβ13Jan 8, 2026Updated 8 months ago
- Zucker SOCβ17Jun 11, 2025Updated last year
- ASIC implementation flow infrastructure, successor to OpenLaneβ561Sep 21, 2026Updated last week
- A hardware component library developed with ROHD.β116Updated this week
- Netlist API (and more) for EDA flow developmentβ163Updated this week
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlistsβ44Aug 25, 2026Updated last month
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppoβ¦β638Updated this week
- Full Speed USB DFU interface for FPGA and ASIC designsβ21Mar 10, 2024Updated 2 years ago
- Open-source PDK version managerβ66Sep 19, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient β’ AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- C compiler in Zigβ22Jul 20, 2025Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.β278Updated this week
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotbβ60Sep 19, 2026Updated last week
- β21Updated this week
- A minimalist HDL built entirely from logic gates for education and experimentation. Compiles circuits to C so that they can run anywhereβ51Updated this week
- HeiChips 2025 LibreLane Workshopβ18Aug 25, 2025Updated last year
- Library of FPGA architecturesβ33Sep 4, 2026Updated 3 weeks ago
- Baochip 1x Siliconβ479Sep 13, 2026Updated 2 weeks ago
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.β61May 10, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer β’ AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A novel Design-for-Test flow using LibreLaneβ48May 9, 2026Updated 4 months ago
- Digital logic benchmark suiteβ88Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.β146Aug 23, 2026Updated last month
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPIβ72Updated this week
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA boardβ34May 15, 2023Updated 3 years ago
- Debug waveforms with GDBβ33Nov 12, 2025Updated 10 months ago
- β139Sep 17, 2026Updated last week