Noris4est / I2C-FPGA-Verilog-HDL
In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardware description language.
☆17Updated 5 years ago
Alternatives and similar repositories for I2C-FPGA-Verilog-HDL
Users that are interested in I2C-FPGA-Verilog-HDL are comparing it to the libraries listed below
Sorting:
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- SPI interface connect to APB BUS with Verilog HDL☆31Updated 3 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆14Updated 2 years ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 5 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆45Updated 4 years ago
- A python project to automatically generate the UVM testbench document.☆20Updated last year
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- Verification IP for APB protocol☆64Updated 4 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆55Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆70Updated last year
- AXI Interconnect☆49Updated 3 years ago
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆19Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- ☆13Updated 3 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- ☆21Updated 3 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆50Updated 4 years ago
- ☆25Updated 4 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago