Noris4est / I2C-FPGA-Verilog-HDL
In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardware description language.
☆17Updated 4 years ago
Alternatives and similar repositories for I2C-FPGA-Verilog-HDL:
Users that are interested in I2C-FPGA-Verilog-HDL are comparing it to the libraries listed below
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- UART design in SV and verification using UVM and SV☆42Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆33Updated 3 years ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆66Updated last year
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆22Updated 5 years ago
- APB to I2C☆39Updated 10 years ago
- ARM中通过APB总线连接的UART模块☆63Updated 5 years ago
- AXI Interconnect☆47Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆29Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆42Updated 10 months ago
- UART -> AXI Bridge☆60Updated 3 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆14Updated 2 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆54Updated 8 years ago
- Generic AXI to AHB bridge☆16Updated 10 years ago
- ☆30Updated 5 years ago
- Must-have verilog systemverilog modules☆31Updated 2 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago
- Hardware implementation of HDR image producing algorithm☆16Updated 2 years ago
- ☆36Updated 9 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆18Updated last year
- Generic FIFO implementation with optional FWFT☆56Updated 4 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- ☆18Updated 5 years ago