Noris4est / I2C-FPGA-Verilog-HDLLinks
In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardware description language.
☆17Updated 5 years ago
Alternatives and similar repositories for I2C-FPGA-Verilog-HDL
Users that are interested in I2C-FPGA-Verilog-HDL are comparing it to the libraries listed below
Sorting:
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- ☆20Updated 2 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- AXI Interconnect☆49Updated 3 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆15Updated 2 years ago
- SPI interface connect to APB BUS with Verilog HDL☆32Updated 3 years ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 5 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆72Updated last year
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago
- Verification IP for APB protocol☆66Updated 4 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- ☆25Updated 4 years ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆18Updated 5 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- SoC Based on ARM Cortex-M3☆32Updated 3 weeks ago
- Implementation of the PCIe physical layer☆40Updated 3 weeks ago
- ☆43Updated 3 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆32Updated 2 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago