Shahriar-0 / Digital-Logic-Design-Lab-Experiments-S2023
Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators
☆10Updated last year
Alternatives and similar repositories for Digital-Logic-Design-Lab-Experiments-S2023:
Users that are interested in Digital-Logic-Design-Lab-Experiments-S2023 are comparing it to the libraries listed below
- Verilog implementation of a DFS search and RISC-V processor in Single-Cycle, Multi-Cycle and Pipeline☆8Updated 10 months ago
- AI course projects for problems like searching such as BFS, IDS and A*, genetic algorithms, Minimax tree, Naive bayes for classification,…☆13Updated 11 months ago
- AI course projects in the Fall semester of the University of Tehran under the supervision of Dr.Fadaei.☆17Updated 6 months ago
- UT projects☆13Updated last month
- OS course projects in the Fall semester of the University of Tehran under the supervision of Dr.Kargahi.☆11Updated last year
- Cryptocurrency course projects in the fall semester of the University of Tehran under the supervision of Dr.Shariatpanahi.☆10Updated last week
- A Verilog-based implementation of Depth-First Search (DFS) algorithm and RISC-V processor. The RISC-V processor is uniquely crafted in …☆14Updated last year
- Introduction to Compiler and Programming Languages Design course projects in the spring semester of the University of Tehran under the su…☆11Updated 4 months ago
- This repository contains a modified version of XV6 kernel developed by MIT.☆10Updated last year
- This repository contains computer assignments from Artificial Intelligence course(Spring 2023) in University of Tehran.☆13Updated last year
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆11Updated last year
- ☆14Updated last year
- neural network and deep learning course projects to work and design on different problems such as classification, regression, optimisatio…☆11Updated 5 months ago
- Use this code to convert your images to beautiful ASCII art!☆11Updated last year
- Main repository for the Data Science Course offered at the University of Tehran☆49Updated 6 months ago
- 关于数字IC的笔试面试题☆9Updated 5 years ago
- A from scratch implementation of transformer architecture for translation task☆14Updated 4 months ago
- The moderator for Discrete Mathematics contests. Implemented in Django.☆13Updated 2 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆12Updated 5 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆24Updated 6 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- RISC-V Embedded Processor for Approximate Computing☆122Updated 3 months ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆15Updated 10 months ago
- ☆15Updated 3 years ago
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆51Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆26Updated last month
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆28Updated 3 weeks ago
- LLM4HWDesign Starting Toolkit☆17Updated 4 months ago