Shahriar-0 / Digital-Logic-Design-Lab-Experiments-S2023Links
Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators
☆11Updated last year
Alternatives and similar repositories for Digital-Logic-Design-Lab-Experiments-S2023
Users that are interested in Digital-Logic-Design-Lab-Experiments-S2023 are comparing it to the libraries listed below
Sorting:
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆11Updated last year
- Digital IC design and vlsi notes☆12Updated 5 years ago
- 关于数字IC的笔试面试题☆12Updated 5 years ago
- Sobel is first order or gradient based edge operator for images and it is implemented using verilog.☆14Updated 4 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆17Updated last year
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆14Updated 6 years ago
- 使用FPGA制作机器人，并使用python建立上位机，FPGA机器人通过控制ESP8266通过WiFi进行无线通讯，来达到上位机控制FPGA机器人的目的☆25Updated 5 years ago
- Physical Downlink Shared Channel (PDSCH) in 5G New Radio.☆11Updated last year
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆17Updated 4 years ago
- Hardware implementation of HDR image producing algorithm☆16Updated 3 years ago
- wifi☆12Updated 8 years ago
- Controller module for RISC-V core CI/CD☆16Updated 4 months ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆25Updated 7 years ago
- 基于FPGA-Pynq的车牌识别系统。The LPR system of FPGA-Pynq☆12Updated 6 years ago
- 基于GSConv+SlimNeck的YOLOv5的消防通道占用检测系统☆10Updated last year
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Updated 11 years ago
- HW and SW based implementation of Canny Edge Detection Algorithm.☆12Updated 7 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Updated 12 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog☆20Updated 4 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆19Updated 5 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆12Updated 5 years ago
- FIR implemention with Verilog☆48Updated 6 years ago
- lusixing / Joint-Decoding-Framework-for-LDPC-coded-MIMO-SCMA-Systems-Based-on-Expectation-PropagationA generalized efficient decoding framework that performs joint decoding for non-binary low density parity check code (NB-LDPC) coded spa…☆10Updated 5 months ago
- Docker image with Xilinx FPGA Tools (Vivado - SDAccel) usable with GUI on Mac☆10Updated 7 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆26Updated 2 years ago
- A python project to automatically generate the UVM testbench document.☆21Updated last year
- 使用国产FPGA厂商安路公司的开发板做的一款基于FPGA的智能导盲杖系统。利用百度LBS开放平台做到自主导航，与Arduino互联实现PID算法，摄像头识别红绿灯，超声波自主避障，语音识别，一键拨打紧急联系人等等☆27Updated 5 years ago