salcanmor / SRAM-tester-for-Cmod-A7-35T
Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T
☆18Updated 6 years ago
Alternatives and similar repositories for SRAM-tester-for-Cmod-A7-35T:
Users that are interested in SRAM-tester-for-Cmod-A7-35T are comparing it to the libraries listed below
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Demo projects for various Kintex FPGA boards☆53Updated 10 months ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- Portable HyperRAM controller☆54Updated 4 months ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Collection of projects for various FPGA development boards☆44Updated 11 months ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Tools for FPGA development.☆44Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆56Updated 4 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆10Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- ☆35Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆54Updated last year
- Nitro USB FPGA core☆84Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆77Updated last month
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- simple wishbone client to read buttons and write leds☆17Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated last month
- Computer architecture learning environment using FPGAs☆13Updated 3 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year