Absolute beginner's guide to the de10-nano
☆263Mar 8, 2025Updated last year
Alternatives and similar repositories for de10-nano
Users that are interested in de10-nano are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 🤖 SoCFPGA: Open-Source Embedded Linux Distribution with a highly flexible build system, developed for Intel (ALTERA) SoC-FPGAs (Cyclone …☆116Oct 18, 2021Updated 4 years ago
- SoCFPGA: Mapping HPS Peripherals, like I²C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cycl…☆40Jun 9, 2021Updated 4 years ago
- ECE 385 Final Project -- Ethernet on MAX10 DE10-Lite FPGA and Nios II soft processor☆13Dec 13, 2021Updated 4 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano☆40Jul 29, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- System on Chip (SoC) for the Cyclone V SoC, DE0-Nano-SoC Kit/Atlas-SoC☆13Aug 7, 2016Updated 9 years ago
- NeoGeo FPGA☆10Jul 20, 2025Updated 8 months ago
- Test for video output using the ADV7513 chip on a de10 nano board☆56Feb 14, 2019Updated 7 years ago
- Examples using the Cyclone V SoC chip☆114May 22, 2019Updated 6 years ago
- PCXT by spark2k06 deMiSTified☆20Mar 22, 2024Updated 2 years ago
- ☆45Aug 4, 2022Updated 3 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- The python code allows you to convert your roms to Darksoft format☆11Oct 28, 2020Updated 5 years ago
- Processor-FPGA transfer rate measurements in CycloneV-SoC☆15Nov 23, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Nibbler is a 4 bit CPU built from standard 7400 series logic chips. Despite using only 17 chips, it can do some interesting tricks. It wa…☆13Jul 1, 2016Updated 9 years ago
- Official Intel SOCFPGA U-Boot repository. Note: (1) A "RC" labeled branch is for internal active development use and customer early acces…☆119Feb 11, 2026Updated last month
- ☆60Aug 4, 2022Updated 3 years ago
- DE10 Nano Sample Cores☆15Jun 14, 2020Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Linux development repository for socfpga☆284Mar 13, 2026Updated 2 weeks ago
- An example of a simple bare-metal application for the ARM Cortex A9 processor (Altera Cyclone V HPS)☆11May 14, 2020Updated 5 years ago
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel…☆96Nov 7, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An example of how to use Avalon interrupts on the Cyclone V FPGA☆15May 25, 2014Updated 11 years ago
- ☆21Mar 13, 2024Updated 2 years ago
- Tools for running FPGA vendor toolchains with Docker☆78Apr 30, 2023Updated 2 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆115Jun 27, 2018Updated 7 years ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,442Nov 18, 2025Updated 4 months ago
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆16Dec 12, 2020Updated 5 years ago
- All JT cores for MiSTer, including premium and beta content☆34Oct 14, 2023Updated 2 years ago
- KLayout technology files for FreePDK45☆24Jun 12, 2021Updated 4 years ago
- Traces, schematics, and general infos about custom chips reverse-engineered from silicon☆219Feb 14, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A simple three-stage RISC-V CPU☆25May 4, 2021Updated 4 years ago
- Simple projects with the CYC1000 FPGA board☆11Apr 21, 2020Updated 5 years ago
- Tool to generate documentation for Nelua source files.☆10Dec 11, 2021Updated 4 years ago
- DE10-Nano FPGA Configuration from Linux. Software to configure the FPGA portion of the Cyclone V SoC.☆23Jun 4, 2019Updated 6 years ago
- A314 board for the A1000's front memory expansion bay☆15Sep 20, 2023Updated 2 years ago
- Yocto Project BSP meta-layer for Intel (ALTERA) SoC-FPGAs (SoCFPGA) - with step by step guide☆27Sep 11, 2025Updated 6 months ago
- Doom classic port to lightweight RISC‑V☆107Jul 25, 2022Updated 3 years ago