zangman / de10-nano
Absolute beginner's guide to the de10-nano
☆205Updated 9 months ago
Alternatives and similar repositories for de10-nano:
Users that are interested in de10-nano are comparing it to the libraries listed below
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆607Updated 3 weeks ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆255Updated 11 months ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆408Updated 4 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆117Updated 4 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆221Updated 2 years ago
- Open Logic FPGA Standard Library☆411Updated this week
- 🤖 SoCFPGA: Open-Source Embedded Linux Distribution with a highly flexible build system, developed for Intel (ALTERA) SoC-FPGAs (Cyclone …☆103Updated 3 years ago
- LiteX boards files☆383Updated this week
- A simple RISC-V processor for use in FPGA designs.☆266Updated 5 months ago
- A simple, basic, formally verified UART controller☆284Updated 11 months ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆231Updated 2 weeks ago
- Bus bridges and other odds and ends☆507Updated last week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆131Updated this week
- FPGA Logic Analyzer and GUI☆114Updated 2 years ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆274Updated 4 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆222Updated 4 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆241Updated 5 years ago
- USB3 PIPE interface for Xilinx 7-Series☆205Updated 2 years ago
- Flexible VHDL library☆182Updated last year
- Small footprint and configurable DRAM core☆387Updated last week
- SystemVerilog to Verilog conversion☆584Updated last month
- ☆84Updated last year
- Single Cycle 32 bit MIPS☆18Updated 2 years ago
- ☆408Updated 2 weeks ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆62Updated 9 years ago
- SPI Master for FPGA - VHDL and Verilog☆267Updated last year
- Style guide enforcement for VHDL☆195Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆383Updated last week
- All code found on nandland is here. underconstruction.gif☆320Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆387Updated 3 years ago