zangman / de10-nano
Absolute beginner's guide to the de10-nano
☆221Updated last month
Alternatives and similar repositories for de10-nano:
Users that are interested in de10-nano are comparing it to the libraries listed below
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆637Updated 3 months ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆426Updated 7 months ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆228Updated 5 years ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆264Updated last year
- lowRISC Style Guides☆422Updated 7 months ago
- A simple RISC-V processor for use in FPGA designs.☆271Updated 8 months ago
- A list of resources related to the open-source FPGA projects☆405Updated 2 years ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆277Updated 4 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆459Updated 2 years ago
- A simple, basic, formally verified UART controller☆299Updated last year
- Multi-platform nightly builds of open source FPGA tools☆295Updated 3 years ago
- Bus bridges and other odds and ends☆549Updated last week
- Opensource DDR3 Controller☆315Updated last week
- SystemVerilog to Verilog conversion☆616Updated 3 weeks ago
- Example LED blinking project for your FPGA dev board of choice☆175Updated 2 months ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆93Updated 9 years ago
- All code found on nandland is here. underconstruction.gif☆329Updated 2 years ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆238Updated 3 weeks ago
- VHDL synthesis (based on ghdl)☆334Updated last week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆649Updated this week
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆116Updated 4 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆397Updated last week
- Flexible VHDL library☆183Updated last year
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆276Updated this week
- Library of VHDL components that are useful in larger designs.☆234Updated last year
- FPGA Logic Analyzer and GUI☆124Updated 2 years ago
- Example designs showing different ways to use F4PGA toolchains.☆275Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆441Updated 3 years ago
- Small footprint and configurable DRAM core☆408Updated 3 months ago
- Linux on LiteX-VexRiscv☆628Updated last month