jiegec / HT42B534USB2UARTLinks
A simple USB to UART board designed with KiCad.
☆14Updated 2 years ago
Alternatives and similar repositories for HT42B534USB2UART
Users that are interested in HT42B534USB2UART are comparing it to the libraries listed below
Sorting:
- A naive verilog/systemverilog formatter☆21Updated 6 months ago
- A hand-written recursive decent Verilog parser.☆10Updated 3 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30Updated 5 years ago
- What if everything is a io_uring?☆16Updated 2 years ago
- Dockerfile with Vivado for CI☆27Updated 5 years ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆41Updated last month
- PoC LoongArch - RISC-V emulator☆32Updated last year
- RV32I by cats☆16Updated 2 years ago
- Paging Debug tool for GDB using python☆13Updated 3 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 4 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Compiling finite generators to digital logic. WIP☆13Updated 5 years ago
- A router IP written in Verilog.☆12Updated 5 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Serialize & deserialize device tree binary using serde☆22Updated last week
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Updated 2 years ago
- Remote JTAG server for remote debugging☆41Updated last year
- Tsinghua Advanced Networking Labs on FPGA☆38Updated 11 months ago
- Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…☆14Updated 5 years ago
- ☆23Updated 3 years ago
- Warning: 🕳 ahead!☆16Updated 5 years ago
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆26Updated 3 months ago
- Asynchronous OS kernel written in Rust.☆32Updated 4 years ago
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆19Updated 6 years ago
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Updated 6 years ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- 洛佳的异步内核实验室☆25Updated 4 years ago
- ☆11Updated last year