A simple USB to UART board designed with KiCad.
☆14May 4, 2023Updated 3 years ago
Alternatives and similar repositories for HT42B534USB2UART
Users that are interested in HT42B534USB2UART are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Oct 8, 2020Updated 5 years ago
- Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…☆14Jun 29, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Jun 9, 2019Updated 7 years ago
- Warning: 🕳 ahead!☆16Jan 8, 2020Updated 6 years ago
- 网络学堂 PC 端 App☆21May 28, 2026Updated last week
- A hand-written recursive decent Verilog parser.☆10May 7, 2026Updated last month
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 5 years ago
- A summary of my projects☆49Dec 29, 2025Updated 5 months ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- ☆13Jul 26, 2021Updated 4 years ago
- A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat☆16Mar 12, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- A naive verilog/systemverilog formatter☆21Apr 2, 2026Updated 2 months ago
- 清华大学宿舍洗衣机空闲提醒小程序☆14Feb 4, 2021Updated 5 years ago
- Project template for Artix-7 based Thinpad board☆52Sep 13, 2025Updated 8 months ago
- ☆18Mar 27, 2026Updated 2 months ago
- A SystemVerilog implementation of MIPS32 CPU and RIP router☆22Jan 12, 2020Updated 6 years ago
- 各类内核的设计思路☆19May 19, 2021Updated 5 years ago
- 实现和扩展RISC-V SBI运行时，使之能够支持并运行操作系统☆14Apr 1, 2025Updated last year
- ☆18May 31, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 清华大学研究生社会实践系统爬虫☆17Jun 4, 2024Updated 2 years ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 6 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- [WIP] Tutorial for zCore kernel.☆59Aug 28, 2021Updated 4 years ago
- ☆22Nov 27, 2021Updated 4 years ago
- 将红色警戒游戏移植到OpenEuler操作系统。☆19May 9, 2025Updated last year
- ☆27May 16, 2024Updated 2 years ago
- 洛佳的异步内核实验室☆25May 22, 2021Updated 5 years ago
- A utility to clone all files from learn.tsinghua.edu.cn☆30May 23, 2026Updated 2 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Yet Another AsYnc runtime for RuSt.☆33Feb 1, 2020Updated 6 years ago
- Kindle As A Status Screen☆13May 17, 2021Updated 5 years ago
- Low level access to T-Head Xuantie RISC-V processors☆35Mar 26, 2026Updated 2 months ago
- Tsinghua Advanced Networking Labs on FPGA☆40Oct 24, 2024Updated last year
- Codes for MO's Trading.☆43Mar 20, 2022Updated 4 years ago
- convert openscad design to step brep☆31Sep 24, 2024Updated last year