A simple USB to UART board designed with KiCad.
☆14May 4, 2023Updated 2 years ago
Alternatives and similar repositories for HT42B534USB2UART
Users that are interested in HT42B534USB2UART are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Oct 8, 2020Updated 5 years ago
- Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…☆14Jun 29, 2020Updated 5 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Jun 9, 2019Updated 6 years ago
- Warning: 🕳 ahead!☆16Jan 8, 2020Updated 6 years ago
- 网络学堂 PC 端 App☆21Mar 31, 2026Updated last week
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated 2 months ago
- A summary of my projects☆49Dec 29, 2025Updated 3 months ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- ☆13Jul 26, 2021Updated 4 years ago
- A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat☆16Mar 12, 2022Updated 4 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A naive verilog/systemverilog formatter☆21Apr 2, 2026Updated last week
- 清华大学宿舍洗衣机空闲提醒小程序☆14Feb 4, 2021Updated 5 years ago
- Project template for Artix-7 based Thinpad board☆52Sep 13, 2025Updated 6 months ago
- ☆18Mar 27, 2026Updated 2 weeks ago
- A SystemVerilog implementation of MIPS32 CPU and RIP router☆22Jan 12, 2020Updated 6 years ago
- 各类内核的设计思路☆19May 19, 2021Updated 4 years ago
- 实现和扩展RISC-V SBI运行时，使之能够支持并运行操作系统☆14Apr 1, 2025Updated last year
- ☆18May 31, 2022Updated 3 years ago
- 清华大学研究生社会实践系统爬虫☆16Jun 4, 2024Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- zcore_tutorial文档撰写工作以及单元测试工作组☆19Aug 29, 2020Updated 5 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 5 years ago
- ☆22Nov 27, 2021Updated 4 years ago
- 将红色警戒游戏移植到OpenEuler操作系统。☆19May 9, 2025Updated 11 months ago
- ☆27May 16, 2024Updated last year
- 洛佳的异步内核实验室☆25May 22, 2021Updated 4 years ago
- A utility to clone all files from learn.tsinghua.edu.cn☆30Mar 27, 2026Updated 2 weeks ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Yet Another AsYnc runtime for RuSt.☆33Feb 1, 2020Updated 6 years ago
- Kindle As A Status Screen☆13May 17, 2021Updated 4 years ago
- Booting multi-processors on x86 bare-metal.☆12Feb 25, 2022Updated 4 years ago
- Low level access to T-Head Xuantie RISC-V processors☆34Mar 26, 2026Updated 2 weeks ago
- Tsinghua Advanced Networking Labs on FPGA☆39Oct 24, 2024Updated last year
- Codes for MO's Trading.☆43Mar 20, 2022Updated 4 years ago
- convert openscad design to step brep☆30Sep 24, 2024Updated last year