Benchmarking a single‑prompt Rust OS kernel implementation, comparing Claude Code Fable, Opus, and Sonnet.
☆58Aug 22, 2026Updated this week
Alternatives and similar repositories for JiegeOSBench
Users that are interested in JiegeOSBench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated last month
- Plagiarism detection tool in Rust (inspired by Stanford Moss)☆54Jun 28, 2026Updated last month
- CPU micro benchmarks☆85Aug 14, 2026Updated last week
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 6 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 6 years ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- MCP server to read waveform files☆47Aug 1, 2026Updated 3 weeks ago
- 网络学堂 PC 端 App☆21Aug 7, 2026Updated 2 weeks ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- Microarchitecture diagrams of several CPUs☆57Aug 9, 2026Updated 2 weeks ago
- A naive verilog/systemverilog formatter☆22Apr 2, 2026Updated 4 months ago
- The cold linker☆73May 7, 2026Updated 3 months ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Nov 29, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- ☆20Dec 11, 2024Updated last year
- Warning: 🕳 ahead!☆16Jan 8, 2020Updated 6 years ago
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 3 years ago
- Convert regex(es) to dfa.☆14Apr 30, 2021Updated 5 years ago
- Booting multi-processors on x86 bare-metal.☆12Feb 25, 2022Updated 4 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- Project template for Artix-7 based Thinpad board☆53Aug 3, 2026Updated 3 weeks ago
- Documentation for Router Lab☆74Aug 9, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Jun 9, 2019Updated 7 years ago
- A database management system implemented in Rust from scratch.☆21Jul 24, 2021Updated 5 years ago
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- Loongarch Emulator☆19Mar 14, 2025Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- My knowledge base☆103Updated this week
- A headless MCP server for IDA Pro. It lets AI agents open and analyze multiple IDA databases on demand, without launching the IDA manully…☆18Feb 28, 2026Updated 5 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆100Aug 29, 2023Updated 2 years ago
- THU Computational Graphics course projects.☆38May 12, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Compile Optimization Guided Binary Translator (using llvm as infrastructure)☆52Aug 12, 2024Updated 2 years ago
- Follow nginx log, and find out bad guys!☆24May 10, 2026Updated 3 months ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- An advanced cross-platform serial port utility☆29Dec 28, 2025Updated 7 months ago
- An implementation of "Efficient Gradient-Domain Compositing Using Quadtrees", SIGGRAPH 2007.☆25Jan 9, 2020Updated 6 years ago
- An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.☆49Mar 29, 2022Updated 4 years ago