AdityaMohanty374 / NTT_ImplementationLinks
Employed into Crystal-Kyber Algorithm, a prominent Lattice-based Post Quantum Cryptography(PQC) algorithm, for polynomial multiplication of higher degrees.
☆16Updated 8 months ago
Alternatives and similar repositories for NTT_Implementation
Users that are interested in NTT_Implementation are comparing it to the libraries listed below
Sorting:
- Parametric NTT/INTT Hardware Generator☆74Updated 4 years ago
- ☆20Updated last year
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆120Updated 3 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆66Updated 2 years ago
- Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…☆15Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆47Updated last year
- AES-based-on-FPGA developed by verilog.☆21Updated 5 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆27Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- ☆23Updated 3 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆18Updated 3 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- Pipeline FFT Implementation in Verilog HDL☆137Updated 6 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆56Updated 2 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆40Updated 8 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆13Updated last year
- ☆19Updated 6 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆168Updated last year
- ☆117Updated last year
- R22SDF FFT VLSI/FPGA investigate and implementation☆15Updated 3 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆159Updated last year
- ☆36Updated last year
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆37Updated 3 years ago
- Image processing on FPGA using verilog☆25Updated 2 years ago
- Implementation of CNN using Verilog☆226Updated 8 years ago
- AXI总线连接器☆104Updated 5 years ago
- AES加密解密算法的Verilog实现☆66Updated 9 years ago
- Verilog program☆15Updated 5 years ago