AdityaMohanty374 / NTT_ImplementationLinks
Employed into Crystal-Kyber Algorithm, a prominent Lattice-based Post Quantum Cryptography(PQC) algorithm, for polynomial multiplication of higher degrees.
☆16Updated 7 months ago
Alternatives and similar repositories for NTT_Implementation
Users that are interested in NTT_Implementation are comparing it to the libraries listed below
Sorting:
- Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…☆15Updated 2 years ago
- Parametric NTT/INTT Hardware Generator☆72Updated 4 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆117Updated 3 years ago
- AES-based-on-FPGA developed by verilog.☆21Updated 5 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆63Updated 2 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆37Updated 3 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆47Updated last year
- ☆20Updated last year
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆24Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆26Updated last year
- ☆23Updated 3 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆23Updated 2 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆40Updated 8 years ago
- R22SDF FFT VLSI/FPGA investigate and implementation☆15Updated 3 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆163Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆156Updated last year
- AES加密解密算法的Verilog实现☆66Updated 9 years ago
- ☆116Updated last year
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆15Updated last year
- ☆59Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- ☆19Updated 5 months ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆16Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆65Updated 3 years ago
- VIP for AXI Protocol☆153Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆229Updated 2 years ago
- UVM and System Verilog Manuals☆44Updated 6 years ago