Alternatives and similar repositories for NTT_Implementation:

Users that are interested in NTT_Implementation are comparing it to the libraries listed below

• kemalderya / pqc-param-ntt
  ☆21Updated 3 years ago
• acmert / parametric-ntt
  Parametric NTT/INTT Hardware Generator
  ☆69Updated 4 years ago
• GMUCERG / Dilithium
  High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.
  ☆50Updated 2 years ago
• acmert / kyber-polmul-hw
  Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme
  ☆31Updated 3 years ago
• XBQ314 / A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units
  Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元
  ☆17Updated 2 years ago
• florianhirner / proteus
  ☆14Updated last year
• CALAS-CityU / SW-HW-Co-design-of-Dilithium
  This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …
  ☆10Updated last year
• xiang-rc / cfntt_ref
  ☆31Updated 8 months ago
• xingyf14 / CRYSTALS-Kyber
  ☆48Updated 4 years ago
• LoganBrist / C-Verilog_NTT_RNS_Polymultiplier
  ☆25Updated 4 years ago
• flokrieger / Aloha-HE
  ☆20Updated 6 months ago
• FatemehAhsan / CRYSTALS-Dilithium_Key-Generation_Verilog
  Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…
  ☆13Updated last year
• acmert / ntt-based-polmul
  Python implementations of various NTT/INTT and NTT-based polynomial multiplication algorithms
  ☆36Updated 4 years ago
• KULeuven-COSIC / NTRU_NTT_HW
  ☆20Updated 3 years ago
• lajanugen / Modular-Exponentiation
  Verilog Implementation of modular exponentiation using Montgomery multiplication
  ☆32Updated 10 years ago
• gongxunwu / sm4-verilog
  ☆21Updated 6 years ago
• mematrix / AES-FPGA
  AES加密解密算法的Verilog实现
  ☆65Updated 9 years ago
• pq-crypto / vpqc
  processor for post-quantum cryptography
  ☆15Updated 4 years ago
• DHLSan / FastHomNAND
  Acceleration of TFHE-based Homomorphic NAND Gate on FPGA
  ☆17Updated 3 years ago
• ahegazy / aes
  Advanced encryption standard implementation in verilog.
  ☆29Updated 2 years ago
• fayizferosh / soc-design-and-planning-nasscom-vsd
  2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…
  ☆17Updated 11 months ago
• pnvamshi / Hardware-Implementation-of-AES-Verilog
  Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog
  ☆39Updated 7 years ago
• scluconn / LPN-based_PUF
  FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.
  ☆14Updated 7 years ago
• kgpai94 / ECC-Encryption-System
  This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…
  ☆31Updated 6 years ago
• abdelazeem201 / ASIC-implementation-of-AES
  Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…
  ☆20Updated 3 years ago
• michaelehab / AES-Verilog
  Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL
  ☆90Updated 2 years ago
• momalab / CoPHEE
  CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.
  ☆31Updated last year
• p4r4xor / Montgomery1024
  Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation
  ☆10Updated 5 years ago
• raymondrc / FPGA_SM4
  FPGA implementation of Chinese SM4 encryption algorithm.
  ☆50Updated 7 years ago
• raymondrc / FPGA-SM3-HASH
  Description of Chinese SM3 Hash algorithm with Verilog HDL
  ☆47Updated 6 years ago