qing-2 / CPULinks
单周期 8指令 MIPS32CPU
☆91Updated 2 years ago
Alternatives and similar repositories for CPU
Users that are interested in CPU are comparing it to the libraries listed below
Sorting:
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆81Updated 5 years ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆13Updated 3 years ago
- Mips五级流水线CPU☆39Updated 2 years ago
- 中山大学计算机组成原理实验 (2018 秋):用 Verilog 设计并实现的简易单周期和多周期 CPU☆97Updated 4 years ago
- riscv指令集,单周期以及五级流水线CPU☆68Updated 4 months ago
- Verilog实现单周期非流水线32位RISCV指令集(45条)CPU☆39Updated 4 years ago
- NSCSCC2022龙芯 杯个人赛,MIPS32,59MHz经典五级流水线架构,易于初学者阅读(计算机组成原理,自己动手写CPU)☆68Updated last year
- 实现了5段流水的CPU This project is verilog that implements 5-stage-pipeline-cpu☆36Updated 3 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆54Updated last year
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆128Updated 4 years ago
- 从零开始设计一个CPU (Verilog)☆57Updated 4 years ago
- risc-v 单周期和流水线cpu设计, 基于miniRV-1指令集,语言verilog☆7Updated 2 years ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆45Updated 2 years ago
- 用verilog实现单周期cpu和流水线☆20Updated 5 years ago
- 合肥工业大学2020年《系统硬件综合设计》 (《计算机组成原理》课程设计,CPU)的代码与报告;使用Verilog实现全冒险处理机制的MIPS五段流水CPU,支持MIPS-C3的50条指令。☆55Updated 4 years ago
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆23Updated last year
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆145Updated 6 years ago
- 单周期CPU设计与实现☆13Updated 2 years ago
- 计算机组成原理的实验,包括单周期CPU和五级流水线CPU的verilog实现☆35Updated 3 years ago
- NSCSCC 信息整合☆242Updated 4 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆28Updated 3 years ago
- 合肥工业大学《系统硬件综合设计》五级流水线 RISC-V CPU☆15Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆136Updated 11 months ago
- RISC-V multi cycle CPU. Project of Computer Organization (THU 2020)☆16Updated 2 years ago
- 基于Verilog实现的三个MIPS架构CPU项目,按顺序实现了单周期,多周期以及基于多周期的微系统. Three Verilog-based MIPS CPU projects, simulate pipelined cpu based on mips instructi…☆16Updated 4 years ago
- 复旦大学 数字逻辑与部件设计实验 2020秋☆47Updated 3 years ago
- 一个单发射五级静态流水CPU,采用龙芯32位精简版指令集,支持异常和中断处理,使用AXI总线接口,已集成TLB模块☆15Updated 2 years ago
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Updated 3 years ago
- Verilog实现的简单五级流水线CPU,开发平台:Nexys3☆40Updated 9 years ago
- 一步一步写MIPS CPU☆810Updated 3 years ago