基于51单片机的简易计算器 / 具有加减乘除四则运算功能 / 期末小项目 / A simple caculator based on 89C51 MCU
☆24Mar 9, 2024Updated 2 years ago
Alternatives and similar repositories for 89C51_Simple_Calculator
Users that are interested in 89C51_Simple_Calculator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 存放2023电赛代码☆16Sep 30, 2025Updated 11 months ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆13May 6, 2026Updated 3 months ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 10 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- The ZipCPU blog☆19Jul 18, 2026Updated last month
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆17Oct 18, 2014Updated 11 years ago
- Wishbone SATA Controller☆28Aug 24, 2026Updated last week
- PulseRain FP51 MCU, with peripherals☆17Mar 20, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 12 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆25Jul 17, 2014Updated 12 years ago
- zero-riscy CPU Core☆19Jun 10, 2018Updated 8 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 4 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆21Apr 7, 2025Updated last year
- This project demonstrates DSP capabilities of Terasic DE2-115☆29Jun 22, 2018Updated 8 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- Verilog PCI express components☆28Jun 26, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- fpga jtag hardware☆28Mar 29, 2023Updated 3 years ago
- FPGA纯逻辑实现modbus通信☆27Sep 5, 2022Updated 4 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆36Aug 7, 2021Updated 5 years ago
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆37Aug 30, 2025Updated last year
- Ethernet MAC for the Digilent Nexys 4 DDR FPGA.☆30Aug 21, 2018Updated 8 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆48Apr 15, 2024Updated 2 years ago
- FPGA 同步FIFO与异步FIFO☆32Feb 26, 2019Updated 7 years ago
- Wishbone interconnect utilities☆46Feb 23, 2026Updated 6 months ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Test for video output using the ADV7513 chip on a de10 nano board☆57Feb 14, 2019Updated 7 years ago
- An CAN bus Controller implemented in Verilog☆56May 28, 2015Updated 11 years ago
- Numerical simulation platform to evaluate the perfomances of a 480 Gb/s optical coherent communication system using different advanced te…☆51Sep 2, 2020Updated 6 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆70Jun 24, 2024Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆62Sep 14, 2016Updated 9 years ago
- A simple GPU on a TinyFPGA BX☆81Sep 3, 2018Updated 8 years ago
- A wishbone controlled scope for FPGA's☆94Jan 12, 2024Updated 2 years ago