基于51单片机的简易计算器 / 具有加减乘除四则运算功能 / 期末小项目 / A simple caculator based on 89C51 MCU
☆24Mar 9, 2024Updated 2 years ago
Alternatives and similar repositories for 89C51_Simple_Calculator
Users that are interested in 89C51_Simple_Calculator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 存放2023电赛代码☆16Oct 3, 2026Updated last month
- 《计算机设计与实践》测试框架☆17Jun 28, 2022Updated 4 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- 各类寻路算法演示☆11Mar 29, 2022Updated 4 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- LLM-Assisted FPGA Design for Carrier Frequency Offset Estimation☆11Sep 5, 2025Updated last year
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Typhoon GPU on FPGA☆13Aug 22, 2019Updated 7 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- The ZipCPU blog☆20Jul 18, 2026Updated 3 months ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 12 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆17Oct 18, 2014Updated 12 years ago
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆13May 6, 2026Updated 5 months ago
- PulseRain FP51 MCU, with peripherals☆17Mar 20, 2018Updated 8 years ago
- CRC Theory and Implement. explain initial value of CRC☆16Feb 26, 2021Updated 5 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 4 years ago
- HITSZ 2020春 计算机设计与实践课程，实现基于 miniRV-1 的单周期和流水线CPU☆41Jul 23, 2021Updated 5 years ago
- zero-riscy CPU Core☆19Jun 10, 2018Updated 8 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆20Jan 28, 2022Updated 4 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆25Jul 17, 2014Updated 12 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆27Jul 24, 2022Updated 4 years ago
- An Ethernet MAC conforming to IEEE 802.3☆24May 13, 2017Updated 9 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆23Apr 7, 2025Updated last year
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 5 years ago
- Adaptive equalizer implementations based on RLS(Recursive Least Squares) and LMS(Least Mean Squares).☆24Apr 19, 2021Updated 5 years ago
- Verilog PCI express components☆28Jun 26, 2023Updated 3 years ago
- fpga jtag hardware☆28Mar 29, 2023Updated 3 years ago
- FPGA纯逻辑实现modbus通信☆27Sep 5, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A collection of debugging busses developed and presented at zipcpu.com☆45Jan 18, 2024Updated 2 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆37Aug 7, 2021Updated 5 years ago
- FPGA 同步FIFO与异步FIFO☆32Feb 26, 2019Updated 7 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆48Apr 15, 2024Updated 2 years ago
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆41Aug 30, 2025Updated last year
- Wishbone interconnect utilities☆46Feb 23, 2026Updated 8 months ago
- Delta Sigma DAC FPGA☆47Feb 21, 2025Updated last year