基于51单片机的简易计算器 / 具有加减乘除四则运算功能 / 期末小项目 / A simple caculator based on 89C51 MCU
☆24Mar 9, 2024Updated 2 years ago
Alternatives and similar repositories for 89C51_Simple_Calculator
Users that are interested in 89C51_Simple_Calculator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 存放2023电赛代码☆16Sep 30, 2025Updated 11 months ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- Typhoon GPU on FPGA☆13Aug 22, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆13May 6, 2026Updated 4 months ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 10 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- The ZipCPU blog☆20Jul 18, 2026Updated 2 months ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆19Jan 28, 2022Updated 4 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆17Oct 18, 2014Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last week
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 12 years ago
- zero-riscy CPU Core☆19Jun 10, 2018Updated 8 years ago
- HITSZ 2020春 计算机设计与实践课程，实现基于 miniRV-1 的单周期和流水线CPU☆40Jul 23, 2021Updated 5 years ago
- An Ethernet MAC conforming to IEEE 802.3☆24May 13, 2017Updated 9 years ago
- Minimal OpenMSP430 hardware extensions for isolation and attestation☆24May 19, 2025Updated last year
- ☆27Jul 24, 2022Updated 4 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 4 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆21Apr 7, 2025Updated last year
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- Verilog PCI express components☆28Jun 26, 2023Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆45Jan 18, 2024Updated 2 years ago
- FPGA纯逻辑实现modbus通信☆27Sep 5, 2022Updated 4 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆36Aug 7, 2021Updated 5 years ago
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆38Aug 30, 2025Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆48Apr 15, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Wishbone interconnect utilities☆46Feb 23, 2026Updated 7 months ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆58May 16, 2025Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- Test for video output using the ADV7513 chip on a de10 nano board☆57Feb 14, 2019Updated 7 years ago
- An CAN bus Controller implemented in Verilog☆57May 28, 2015Updated 11 years ago
- Revisiting Long-term Time Series Forecasting: An Investigation on Linear Mapping☆101Sep 13, 2023Updated 3 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆71Jun 24, 2024Updated 2 years ago