Alternatives and similar repositories for jtag-trace

Users that are interested in jtag-trace are comparing it to the libraries listed below

• azonenberg / jtaghal
  JTAG Hardware Abstraction Library
  ☆37Updated 2 years ago
• jevinskie / litespih4x
  SPI flash MITM and emulation (QSPI is a WIP)
  ☆20Updated 3 years ago
• alexforencich / ftjrev
  JTAG reverse engineering software for FTDI compatible cables
  ☆54Updated 11 years ago
• tomverbeure / intel_jtag_primitive_blog
  How to use the Intel JTAG primitive without using virtual JTAG
  ☆17Updated 4 years ago
• airbus-seclab / sdmmc-analyzer
  SD/MMC Analyzer for Saleae Logic
  ☆37Updated last year
• semify-eda / waveform-generator
  Waveform Generator
  ☆11Updated 3 years ago
• peterbjornx / pladecode
  Tool for decoding mask programmed PLAs from die shots
  ☆22Updated 5 years ago
• tomverbeure / cisco-hwic-3g-cdma
  Reverse Engineering of the Cisco HWIC-3G-CDMA PCB
  ☆42Updated last year
• azonenberg / sata-sniffer
  SATA sniffing
  ☆15Updated 3 years ago
• gojimmypi / VerilogLanguageExtension
  Verilog Language Extension for Visual Studio
  ☆18Updated 4 years ago
• intel / libaji_client
  This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …
  ☆19Updated 3 months ago
• 360nosc0pe / yocto
  360nosc0pe Yocto build environment
  ☆12Updated 7 years ago
• 360nosc0pe / fpga
  360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams
  ☆17Updated 7 years ago
• djn3m0 / debit
  Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx
  ☆88Updated 10 years ago
• alexforencich / pin-uart
  FPGA board-level debugging and reverse-engineering tool
  ☆38Updated 2 years ago
• jevinskie / General-Slow-DDR3-Interface
  A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
  ☆11Updated 2 years ago
• j-marjanovic / pp-sp-linux-driver
  ☆14Updated 4 years ago
• smunaut / iua
  ice40 USB Analyzer
  ☆57Updated 5 years ago
• jevinskie / liteluna
  LiteX LUNA USB stack integration
  ☆14Updated 3 years ago
• mattvenn / understanding-tinyfpga-bootloader
  understanding the tinyfpga bootloader
  ☆25Updated 7 years ago
• travisgoodspeed / lpc13-exploit
  Minimal UART client in Golang that dumps LPC1343 chips that are locked at CRP1.
  ☆20Updated 4 years ago
• swetland / jtag
  simple commandline jtag stuff
  ☆33Updated 7 years ago
• BLangOS / VexRiscV_with_HW-GDB_Server
  VexRiscV system with GDB-Server in Hardware
  ☆21Updated 2 years ago
• tomverbeure / aha363
  ☆25Updated 5 years ago
• ulixxe / usb_dfu
  Full Speed USB DFU interface for FPGA and ASIC designs
  ☆20Updated last year
• ultraembedded / riscv_sbc
  A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.
  ☆31Updated 5 years ago
• mithro / displayport-hardware-hacking
  Open Source Hardware Designs for working with DisplayPort and intercepting AUX signals.
  ☆19Updated 6 years ago
• Cr4sh / qc_debug_monitor
  Debug messages monitor for Qualcomm cellular modems
  ☆69Updated 5 years ago
• colinoflynn / xdomain-dpa-m23
  Cross-Domain DPA Attack on SAML11
  ☆17Updated 6 years ago
• azonenberg / dumptruck
  FPGA based dumper for flashes and more
  ☆17Updated 7 months ago