mightymercado / pysigmoid
Drop-in replacement for IEEE Float
☆40Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for pysigmoid
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆15Updated 6 years ago
- Sigmoid Numbers for Julia☆86Updated 6 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆32Updated 7 months ago
- posit (unum type III) integrated Numpy☆14Updated 6 years ago
- A Deep Learning Framework for the Posit Number System☆23Updated 3 months ago
- Sigmoid Numbers backed by IEEE Floats☆16Updated 7 years ago
- Verilog for Julia☆48Updated 7 years ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Updated 2 years ago
- Stencil with Optimized Dataflow Architecture☆15Updated 8 months ago
- Probably correct posit prototype for python☆17Updated 5 years ago
- A posit arithmetic emulator.☆47Updated 5 months ago
- A Language for Closed-form High-level ARchitecture Modeling☆19Updated 4 years ago
- ☆10Updated 2 years ago
- PACoGen: Posit Arithmetic Core Generator☆64Updated 5 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- RISC-V port to Parallella Board☆12Updated 8 years ago
- Provides Spatial with front-end support from popular machine learning frameworks☆32Updated 5 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆44Updated this week
- Xilinx Modifications to Halide☆10Updated 3 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 2 years ago
- BLAS implementation for Intel FPGA☆76Updated 4 years ago
- A low-level intermediate representation for hardware description languages☆25Updated 4 years ago
- Chunky Loop Interaction☆23Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated last week
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- Workload ISA-Independent Characterization of Applications☆11Updated 7 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆97Updated 5 years ago
- ☆23Updated 3 years ago