mightymercado / pysigmoidLinks
Drop-in replacement for IEEE Float
☆41Updated 5 years ago
Alternatives and similar repositories for pysigmoid
Users that are interested in pysigmoid are comparing it to the libraries listed below
Sorting:
- Sigmoid Numbers for Julia☆88Updated 7 years ago
- Library to plot integer sets and maps☆50Updated 8 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Sigmoid Numbers backed by IEEE Floats☆17Updated 8 years ago
- RISC-V port to Parallella Board☆12Updated 8 years ago
- A standard for floating point accuracy benchmarks☆52Updated 4 months ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- materials available to the public☆27Updated this week
- Probably correct posit prototype for python☆18Updated 5 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆282Updated last year
- Orio is an open-source extensible framework for the definition of domain-specific languages and generation of optimized code for multiple…☆37Updated 3 years ago
- Verilog for Julia☆51Updated 8 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 6 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Chunky Loop Interaction☆24Updated 5 years ago
- ☆15Updated 2 years ago
- Arpra is a C library for analyzing the propagation of numerical error in arbitrary precision IEEE-754 floating-point computations.☆25Updated 2 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Python wrapper for isl, an integer set library☆77Updated 3 weeks ago
- A circuit toolkit☆103Updated 5 years ago
- Time-sensitive affine types for predictable hardware generation☆145Updated last month
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆85Updated this week
- Open-Source Posit RISC-V Core with Quire Capability☆62Updated 6 months ago
- Provides Spatial with front-end support from popular machine learning frameworks☆33Updated 5 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆16Updated 7 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Updated 3 years ago
- Revectorization passes integrated into the LLVM compiler infrastructure☆31Updated 6 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago