mightymercado / pysigmoid
Drop-in replacement for IEEE Float
☆40Updated 4 years ago
Related projects: ⓘ
- Sigmoid Numbers for Julia☆86Updated 6 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆41Updated last year
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆15Updated 6 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆55Updated 4 years ago
- Sigmoid Numbers backed by IEEE Floats☆16Updated 7 years ago
- Probably correct posit prototype for python☆17Updated 4 years ago
- posit (unum type III) integrated Numpy☆14Updated 5 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆30Updated 5 months ago
- ☆12Updated last year
- Languages, Tools, and Techniques for Accelerator Design☆32Updated 2 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 6 years ago
- Stencil with Optimized Dataflow Architecture☆15Updated 6 months ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Updated 2 years ago
- A Deep Learning Framework for the Posit Number System☆23Updated last month
- A Language for Closed-form High-level ARchitecture Modeling☆18Updated 4 years ago
- ☆16Updated 2 years ago
- The Shang high-level synthesis framework☆118Updated 10 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆96Updated 4 years ago
- A low-level intermediate representation for hardware description languages☆24Updated 4 years ago
- Orio is an open-source extensible framework for the definition of domain-specific languages and generation of optimized code for multiple…☆36Updated 2 years ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆69Updated 3 months ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Updated 2 years ago
- A posit arithmetic emulator.☆46Updated 2 months ago
- Time-sensitive affine types for predictable hardware generation☆128Updated 2 months ago
- The PE for the second generation CGRA (garnet).☆16Updated 2 weeks ago
- RISC-V port to Parallella Board☆12Updated 8 years ago
- A polyhedral compiler for hardware accelerators☆55Updated last month
- Chunky Loop Interaction☆23Updated 5 years ago
- A C-family AST implementation designed to be an IR for DSL compilers.☆16Updated 7 years ago
- Workload ISA-Independent Characterization of Applications☆11Updated 7 years ago