mightymercado / pysigmoidLinks
Drop-in replacement for IEEE Float
☆42Updated 5 years ago
Alternatives and similar repositories for pysigmoid
Users that are interested in pysigmoid are comparing it to the libraries listed below
Sorting:
- Sigmoid Numbers for Julia☆88Updated 8 years ago
- Sigmoid Numbers backed by IEEE Floats☆17Updated 8 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 5 years ago
- A standard for floating point accuracy benchmarks☆58Updated 2 weeks ago
- Library to plot integer sets and maps☆53Updated 9 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Updated 8 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- Arpra is a C library for analyzing the propagation of numerical error in arbitrary precision IEEE-754 floating-point computations.☆25Updated 3 years ago
- Chunky Loop Analyzer: A Polyhedral Representation Extraction Tool for High Level Programs☆25Updated 3 years ago
- Verilog for Julia☆51Updated 8 years ago
- posit (unum type III) integrated Numpy☆15Updated 7 years ago
- materials available to the public☆29Updated last week
- Time-sensitive affine types for predictable hardware generation☆148Updated 3 weeks ago
- Open-Source Posit RISC-V Core with Quire Capability☆69Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 8 years ago
- The PE for the second generation CGRA (garnet).☆18Updated 9 months ago
- A Deep Learning Framework for the Posit Number System☆31Updated last year
- A circuit toolkit☆107Updated 5 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated 2 years ago
- RISC-V BSV Specification☆23Updated 6 years ago
- Orio is an open-source extensible framework for the definition of domain-specific languages and generation of optimized code for multiple…☆37Updated last month
- An online Verilog IDE based on YosysJS.☆24Updated 10 years ago
- ☆14Updated 2 years ago
- a compiler for the Apollo project that targets the HCDCv2 Analog Device☆29Updated 4 years ago
- RISC-V port to Parallella Board☆13Updated 9 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- Julia Implementation of Unums☆42Updated 8 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆97Updated this week
- Probably correct posit prototype for python☆18Updated 6 years ago
- BLAS implementation for Intel FPGA☆78Updated 5 years ago