mightymercado / pysigmoid
Drop-in replacement for IEEE Float
☆41Updated 4 years ago
Alternatives and similar repositories for pysigmoid:
Users that are interested in pysigmoid are comparing it to the libraries listed below
- Sigmoid Numbers for Julia☆88Updated 7 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Consistency checker for memory subsystem traces☆17Updated 8 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆16Updated 7 years ago
- PACoGen: Posit Arithmetic Core Generator☆69Updated 5 years ago
- Sigmoid Numbers backed by IEEE Floats☆17Updated 7 years ago
- Verilog for Julia☆50Updated 8 years ago
- A Deep Learning Framework for the Posit Number System☆28Updated 8 months ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆55Updated 2 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆141Updated last week
- The Shang high-level synthesis framework☆119Updated 10 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆37Updated 3 weeks ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated last year
- Polyite: Iterative Schedule Optimization for Parallelization in the Polyhedron Model☆12Updated 5 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆57Updated 5 years ago
- posit (unum type III) integrated Numpy☆14Updated 6 years ago
- Posit Arithmetic Cores generated with FloPoCo☆24Updated 9 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆38Updated 7 months ago
- ☆102Updated 2 years ago
- Quickstart for Spatial language☆34Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆100Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- RISC-V port to Parallella Board☆12Updated 8 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- The PE for the second generation CGRA (garnet).☆17Updated this week
- Next generation CGRA generator☆111Updated this week
- Polyhedral Compilation tool for High Level Synthesis.☆10Updated 10 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago