mightymercado / pysigmoidLinks
Drop-in replacement for IEEE Float
☆41Updated 5 years ago
Alternatives and similar repositories for pysigmoid
Users that are interested in pysigmoid are comparing it to the libraries listed below
Sorting:
- Sigmoid Numbers for Julia☆88Updated 7 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆16Updated 7 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Verilog for Julia☆51Updated 8 years ago
- A posit arithmetic emulator.☆53Updated last year
- Sigmoid Numbers backed by IEEE Floats☆17Updated 7 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Falcon Merlin Compiler☆41Updated 5 years ago
- Orio is an open-source extensible framework for the definition of domain-specific languages and generation of optimized code for multiple…☆37Updated 3 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆60Updated 4 months ago
- A Deep Learning Framework for the Posit Number System☆28Updated 10 months ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- Probably correct posit prototype for python☆18Updated 5 years ago
- PACoGen: Posit Arithmetic Core Generator☆72Updated 5 years ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Library to plot integer sets and maps☆49Updated 8 years ago
- posit (unum type III) integrated Numpy☆15Updated 6 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆142Updated 3 weeks ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated last year
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- Time-sensitive affine types for predictable hardware generation☆143Updated 11 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- RISC-V XBitmanip Extension☆26Updated 6 years ago
- Quickstart for Spatial language☆34Updated 4 years ago