mightymercado / pysigmoidLinks
Drop-in replacement for IEEE Float
☆42Updated 5 years ago
Alternatives and similar repositories for pysigmoid
Users that are interested in pysigmoid are comparing it to the libraries listed below
Sorting:
- Sigmoid Numbers for Julia☆88Updated 7 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 5 years ago
- Sigmoid Numbers backed by IEEE Floats☆17Updated 8 years ago
- Verilog for Julia☆51Updated 8 years ago
- A standard for floating point accuracy benchmarks☆55Updated last month
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- Library to plot integer sets and maps☆53Updated 9 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Updated 7 years ago
- a compiler for the Apollo project that targets the HCDCv2 Analog Device☆29Updated 4 years ago
- Orio is an open-source extensible framework for the definition of domain-specific languages and generation of optimized code for multiple…☆37Updated 2 weeks ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- ☆104Updated 3 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆287Updated last year
- Time-sensitive affine types for predictable hardware generation☆147Updated last month
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- materials available to the public☆29Updated 2 weeks ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆68Updated 10 months ago
- Probably correct posit prototype for python☆18Updated 6 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- ☆30Updated 3 years ago
- Quickstart for Spatial language☆35Updated 5 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Updated 5 years ago
- ☆14Updated 2 years ago
- Designs, infrastructure, and experiments around Race Logic☆25Updated 5 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Updated 5 years ago
- A Deep Learning Framework for the Posit Number System☆31Updated last year
- Julia Implementation of Unums☆42Updated 8 years ago