mightymercado / pysigmoid
Drop-in replacement for IEEE Float
☆41Updated 4 years ago
Alternatives and similar repositories for pysigmoid:
Users that are interested in pysigmoid are comparing it to the libraries listed below
- Sigmoid Numbers for Julia☆87Updated 7 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆36Updated 11 months ago
- PACoGen: Posit Arithmetic Core Generator☆69Updated 5 years ago
- Quickstart for Spatial language☆34Updated 4 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆16Updated 7 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- A Deep Learning Framework for the Posit Number System☆27Updated 7 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆17Updated last week
- RISC-V BSV Specification☆19Updated 5 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆25Updated 11 years ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Updated 2 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Verilog for Julia☆49Updated 7 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- Xilinx Modifications to Halide☆12Updated 3 years ago
- ☆10Updated 2 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- Block-diagram style digital logic visualizer☆23Updated 9 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆56Updated 5 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆139Updated 2 weeks ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 3 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated last year
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆37Updated 6 months ago
- C++ truth table library☆52Updated 11 months ago