mightymercado / pysigmoid
Drop-in replacement for IEEE Float
☆41Updated 4 years ago
Alternatives and similar repositories for pysigmoid:
Users that are interested in pysigmoid are comparing it to the libraries listed below
- Sigmoid Numbers for Julia☆87Updated 7 years ago
- Probably correct posit prototype for python☆17Updated 5 years ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Updated 2 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆16Updated 7 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- A Deep Learning Framework for the Posit Number System☆27Updated 6 months ago
- Open-Source Posit RISC-V Core with Quire Capability☆54Updated 3 weeks ago
- Verilog for Julia☆49Updated 7 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆36Updated 10 months ago
- Consistency checker for memory subsystem traces☆15Updated 8 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Sigmoid Numbers backed by IEEE Floats☆16Updated 7 years ago
- materials available to the public☆24Updated 2 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Python wrapper for isl, an integer set library☆74Updated this week
- Universal number Posit HDL Arithmetic Architecture generator☆55Updated 5 years ago
- RISC-V port to Parallella Board☆12Updated 8 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆139Updated 2 weeks ago
- PACoGen: Posit Arithmetic Core Generator☆68Updated 5 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated last year
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆37Updated 5 months ago
- A posit arithmetic emulator.☆50Updated 7 months ago
- Library to plot integer sets and maps☆49Updated 8 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆47Updated 2 years ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- BLAS implementation for Intel FPGA☆76Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆99Updated 5 years ago
- ☆102Updated 2 years ago