Alternatives and similar repositories for pyvcd:

Users that are interested in pyvcd are comparing it to the libraries listed below

• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆112Updated 3 weeks ago
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆55Updated 3 weeks ago
• olofk / ipyxact
  Python-based IP-XACT parser
  ☆126Updated 7 months ago
• cirosantilli / vcdvcd
  Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
  ☆57Updated 2 months ago
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆71Updated 6 months ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆124Updated 3 weeks ago
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆82Updated 4 months ago
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆195Updated 2 months ago
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆197Updated last month
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆65Updated 4 months ago
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆130Updated last month
• wallento / wavedrompy
  WaveDrom compatible python command line
  ☆100Updated last year
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆116Updated 3 months ago
• kevinpt / symbolator
  HDL symbol generator
  ☆186Updated last year
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆75Updated 2 years ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆71Updated this week
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆113Updated last year
• Digilent / digilent-vivado-scripts
  ☆64Updated 6 months ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆108Updated this week
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆204Updated last month
• Xilinx / chipscopy
  ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…
  ☆50Updated last month
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆63Updated last month
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆48Updated 4 months ago
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆106Updated last year
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆66Updated 3 weeks ago
• antmicro / cocotb-verilator-build
  ☆26Updated last year
• avelure / doxygen-verilog
  Doxygen with verilog support
  ☆37Updated 5 years ago
• verilator / verilator-announce
  Announcements related to Verilator
  ☆38Updated 4 years ago
• antmicro / fastvdma
  Antmicro's fast, vendor-neutral DMA IP in Chisel
  ☆113Updated last month