Alternatives and similar repositories for antikc

Users that are interested in antikc are comparing it to the libraries listed below

• Origen-SDK / origen_std_lib
  A standard test method library for the Advantest V93000 (and hopefully others in future)
  ☆14Updated 2 years ago
• Kocha / systemverilog
  SystemVerilog Example Files
  ☆11Updated 12 years ago
• mvsoliveira / IBERTpy
  A Python package for running IBERT Eye scan in Vivado, ploting eye diagrams with mathplotlib and compiling results with LaTeX
  ☆14Updated 3 years ago
• capn-freako / ibisami
  A public domain IBIS-AMI model creation infrastructure for all to share.
  ☆12Updated 4 months ago
• eda-ricercatore / Lombardia-STIL
  A C++ -based STIL parser.
  ☆10Updated 4 years ago
• vsdip / vsdsram
  An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…
  ☆11Updated 4 years ago
• mbits-mirafra / i3c_avip
  Verification IP project for I3C protocol
  ☆19Updated 3 months ago
• Semi-ATE / STIL
  Standard Tester Interface Library [IEEE1450]
  ☆22Updated 2 years ago
• alexforencich / fpga-utils
  Various utilities for working with FPGAs
  ☆13Updated 9 years ago
• BBN-Q / VHDL-JESD204b
  JESD204b modules in VHDL
  ☆30Updated 6 years ago
• vlsiexcellence / Verilog-Crash-Course
  Verilog Fundamentals Explained for Beginners and Professionals
  ☆21Updated 2 years ago
• nandland / memory
  Single Port RAM, Dual Port RAM, FIFO
  ☆24Updated 3 years ago
• muhammadaldacher / Analog-design-of-4-bit-current-steering-DACs
  This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…
  ☆17Updated last month
• vsdip / vsdStdCellCharacterizer_sky130
  ☆20Updated 3 years ago
• ADC-TEAM2020 / avsdadc_3v3
  This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…
  ☆20Updated 4 years ago
• muhammadaldacher / Analog-design-of-10-GbaseKR-high-speed-serial-link-transceiver-in-65-nm-CMOS
  This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.
  ☆23Updated 6 years ago
• os-fpga / IP_Catalog
  IP Catalog for Raptor.
  ☆13Updated 6 months ago
• azonenberg / protohdl
  Streaming FPGA/ASIC code generator for Google Protocol Buffers.
  ☆17Updated 4 years ago
• Nic30 / hdlConvertorAst
  Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
  ☆36Updated 2 weeks ago
• abarajithan11 / cocotb-example
  ☆11Updated 3 years ago
• FPGA-Research / eFPGA---RTL-to-GDS-with-SKY130
  This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk
  ☆30Updated 4 years ago
• pradeepsk13 / vsdsram_sky130_1.8V
  Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node
  ☆14Updated 4 years ago
• vsdip / avsddac_3v3_sky130_v2
  ☆16Updated 2 years ago
• ben-marshall / verilog-doc
  A basic documentation generator for Verilog, similar to Doxygen.
  ☆11Updated 8 years ago
• uoyniXnaH / AXL-SKILL
  Cadence Allegro Skills.
  ☆48Updated 5 years ago
• kdurant / uvm_study
  study uvm step by step
  ☆9Updated 6 years ago
• vsdip / vsdflow
  VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…
  ☆16Updated 4 years ago
• Semi-ATE / Semi-ATE
  Semiconductor Automatic Test Equipment
  ☆49Updated this week
• jefftrull / EDASkel
  A skeleton EDA App in C++, featuring design data parsers (using Boost.Spirit), a basic GUI with Qt, a Tcl shell (with non-polling integra…
  ☆39Updated 6 months ago
• dineshannayya / yifive_r0
  A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program
  ☆20Updated 2 years ago