olofk / observerLinks
☆42Updated 5 years ago
Alternatives and similar repositories for observer
Users that are interested in observer are comparing it to the libraries listed below
Sorting:
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Wishbone interconnect utilities☆41Updated 7 months ago
- Nitro USB FPGA core☆87Updated last year
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- ☆44Updated 6 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- Virtual Development Board☆61Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated last week
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated 2 weeks ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- Ultimate ECP5 development board☆113Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆61Updated 3 months ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- ☆20Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- VHDL library 4 FPGAs☆181Updated this week
- A configurable USB 2.0 device core☆31Updated 5 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- A wishbone controlled scope for FPGA's☆83Updated last year
- USB Serial on the TinyFPGA BX☆139Updated 4 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆69Updated 2 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Updated 4 years ago
- Logicbone ECP5 Development Board☆118Updated 5 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 7 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago