olofk / observerLinks
☆42Updated 5 years ago
Alternatives and similar repositories for observer
Users that are interested in observer are comparing it to the libraries listed below
Sorting:
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆56Updated last month
- Nitro USB FPGA core☆85Updated last year
- Example litex Risc-V SOC and some example code projects in multiple languages.☆70Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆150Updated 4 years ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Updated 4 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated last year
- ☆44Updated 8 months ago
- Wishbone interconnect utilities☆43Updated 9 months ago
- PMOD boards for ULX3S☆45Updated 2 years ago
- USB Serial on the TinyFPGA BX☆135Updated 4 years ago
- Logicbone ECP5 Development Board☆117Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Ethernet PHY PMOD (Microchip LAN8720A PHY)☆47Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 3 weeks ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 4 months ago
- A wishbone controlled scope for FPGA's☆84Updated last year
- FPGA Odysseus with ULX3S☆68Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- A simple script to build open-source FPGA tools.☆54Updated 3 years ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago