☆45May 8, 2020Updated 5 years ago
Alternatives and similar repositories for observer
Users that are interested in observer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- CI Docker Images☆19Jan 1, 2021Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated last month
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Small footprint and configurable video cores (Deprecated)☆73Sep 15, 2021Updated 4 years ago
- Zynq PR Management☆13Apr 20, 2016Updated 9 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 9 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- ☆12Jun 4, 2021Updated 4 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆21Nov 29, 2025Updated 3 months ago
- Zigbee CC2530 based soil moisture monitor☆37Jun 15, 2022Updated 3 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 2 years ago
- ☆13Nov 29, 2025Updated 3 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Aug 20, 2022Updated 3 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆201Feb 25, 2026Updated 3 weeks ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 5 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Bakelite is a utility that makes it simple to communicate with your firmware.☆20Dec 1, 2025Updated 3 months ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- VHDL plugin for RgGen☆15Jan 7, 2026Updated 2 months ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 3 years ago
- A FPGA core for a simple SDRAM controller.☆126Nov 13, 2021Updated 4 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆25Mar 3, 2022Updated 4 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 5 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆36Updated this week
- The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.☆28Feb 15, 2022Updated 4 years ago
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated 8 months ago
- VHDL synthesis (based on ghdl)☆356Mar 14, 2026Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆60Nov 14, 2025Updated 4 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago