☆46May 8, 2020Updated 6 years ago
Alternatives and similar repositories for observer
Users that are interested in observer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ZX80/81 implementation for the Ulx3s☆14May 4, 2022Updated 4 years ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 6 years ago
- CI Docker Images☆19Jan 1, 2021Updated 5 years ago
- ulx3s ghdl examples☆16Mar 6, 2021Updated 5 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- GateMate's PHY Interface for PCI Express (PIPE)☆15Oct 21, 2026Updated last week
- Small footprint and configurable Inter-Chip communication cores☆68Updated this week
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- Zynq PR Management☆13Apr 20, 2016Updated 10 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- Small footprint and configurable video cores (Deprecated)☆75Sep 15, 2021Updated 5 years ago
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆212Sep 24, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12Jun 4, 2021Updated 5 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 3 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆27Jun 14, 2020Updated 6 years ago
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 8 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 6 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 4 months ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆56Updated this week
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Enigma in FPGA☆29May 18, 2019Updated 7 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- VHDL synthesis (based on ghdl)☆370Oct 18, 2026Updated 2 weeks ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- TI-99/4A FPGA implementation for the Icestorm toolchain☆22Nov 29, 2025Updated 11 months ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 4 years ago
- Linux SPI protocol device driver for Lattice ECP5 FPGA programming through slave SPI interface☆10Apr 10, 2023Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Simply Cyclone IV EP4CE10 Developer board (KiCAD edition)☆10Nov 25, 2018Updated 7 years ago
- ULX3S Quick Start☆24Oct 8, 2020Updated 6 years ago
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago