olofk / observerLinks
☆41Updated 5 years ago
Alternatives and similar repositories for observer
Users that are interested in observer are comparing it to the libraries listed below
Sorting:
- Nitro USB FPGA core☆86Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆89Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- ☆44Updated 4 months ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆93Updated 9 months ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆147Updated 3 years ago
- Using the TinyFPGA BX USB code in user designs☆50Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆65Updated last week
- Wishbone interconnect utilities☆41Updated 5 months ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- A wishbone controlled scope for FPGA's☆82Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last month
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- VHDL library 4 FPGAs☆179Updated this week
- Small footprint and configurable SPI core☆42Updated 2 weeks ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last week
- ☆79Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Virtual Development Board☆60Updated 3 years ago
- FPGA Odysseus with ULX3S☆66Updated last year
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 8 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- USB Serial on the TinyFPGA BX☆137Updated 4 years ago
- Ultimate ECP5 development board☆111Updated 6 years ago