olofk / observer
☆41Updated 4 years ago
Alternatives and similar repositories for observer:
Users that are interested in observer are comparing it to the libraries listed below
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- Small footprint and configurable SPI core☆41Updated 2 weeks ago
- PMOD boards for ULX3S☆43Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 2 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆147Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated this week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- A wishbone controlled scope for FPGA's☆81Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Wishbone interconnect utilities☆40Updated 2 months ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆43Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- Small footprint and configurable JESD204B core☆42Updated 2 weeks ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- assorted library of utility cores for amaranth HDL☆87Updated 7 months ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Nitro USB FPGA core☆84Updated last year
- A padring generator for ASICs☆25Updated last year
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆25Updated 3 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- I want to learn [n]Migen.☆40Updated 5 years ago
- Spen's Official OpenOCD Mirror☆49Updated last month
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago