vprabhu28 / 16-Bit-CPU-using-Verilog
Design of a 16-Bit CPU using Verilog
☆24Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for 16-Bit-CPU-using-Verilog
- This repo provide an index of VLSI content creators and their materials☆136Updated 3 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆29Updated 11 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆212Updated 3 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆74Updated 4 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆68Updated 11 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆96Updated 9 months ago
- 100 Days of RTL☆335Updated 3 months ago
- ☆99Updated 10 months ago
- An overview of TL-Verilog resources and projects☆72Updated 8 months ago
- ☆22Updated last year
- Verilog HDL files☆100Updated 5 months ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆119Updated 4 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆56Updated 3 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆111Updated 3 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆84Updated 3 months ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆98Updated 2 years ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆261Updated 2 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆53Updated last year
- ☆9Updated last year
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆81Updated 2 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆118Updated 4 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆69Updated last year
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆14Updated 3 weeks ago
- ☆16Updated 10 months ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated last year
- A Single Cycle Risc-V 32 bit CPU☆34Updated last year
- SystemVerilog Tutorial☆114Updated 11 months ago
- lowRISC Style Guides☆371Updated 2 months ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆125Updated 2 years ago
- ☆16Updated last year