vprabhu28 / 16-Bit-CPU-using-Verilog
Design of a 16-Bit CPU using Verilog
☆29Updated 5 years ago
Alternatives and similar repositories for 16-Bit-CPU-using-Verilog:
Users that are interested in 16-Bit-CPU-using-Verilog are comparing it to the libraries listed below
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆100Updated 11 months ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆34Updated 6 months ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆53Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆62Updated last year
- UVM and System Verilog Manuals☆38Updated 5 years ago
- SystemVerilog Tutorial☆120Updated this week
- This repo provide an index of VLSI content creators and their materials☆140Updated 4 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆32Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆68Updated 2 years ago
- ☆16Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆76Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆219Updated 5 months ago
- Implementation of RISC-V RV32I☆15Updated 2 years ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆22Updated 4 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆86Updated 2 years ago
- This is a detailed SystemVerilog course☆77Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆77Updated 5 years ago
- ☆15Updated 3 weeks ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆31Updated 2 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆87Updated 5 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆13Updated 9 months ago
- Architectural design of data router in verilog☆28Updated 5 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- Some useful documents of Synopsys☆57Updated 3 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆122Updated 5 years ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆23Updated 8 months ago
- Two Level Cache Controller implementation in Verilog HDL☆39Updated 4 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆9Updated 5 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆86Updated 4 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆53Updated 9 months ago