Design of a 16-Bit CPU using Verilog
☆49Jun 11, 2019Updated 7 years ago
Alternatives and similar repositories for 16-Bit-CPU-using-Verilog
Users that are interested in 16-Bit-CPU-using-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Aug 8, 2017Updated 8 years ago
- Verilog implementation of Ben Eater's 8-bit breadboard computer☆19Sep 12, 2021Updated 4 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 7 years ago
- Tutorial on building your own CPU, in Verilog☆35Apr 25, 2022Updated 4 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.☆30Feb 14, 2021Updated 5 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- This repository contains solutions to the practice problems available on the HDLBits platform, which cover a wide range of topics in Digi…☆13Apr 24, 2023Updated 3 years ago
- ☆22Apr 2, 2023Updated 3 years ago
- UART implementation using verilog☆37Feb 14, 2023Updated 3 years ago
- Verilog Project☆21Aug 30, 2021Updated 4 years ago
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- High-throughput LDPC decoder on GPU device (see published IEEE article)☆12Jan 25, 2019Updated 7 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 3, 2025Updated 9 months ago
- Simple 8-bit UART realization on Verilog HDL.☆120Apr 27, 2024Updated 2 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 5 years ago
- 學習Streamlit☆11Jan 24, 2023Updated 3 years ago
- A very primitive but hopefully self-educational CPU in Verilog☆153Jan 21, 2015Updated 11 years ago
- Use this to create your own stock tracker dashboard☆10Sep 18, 2021Updated 4 years ago
- RTOS for embedded systems☆15Sep 19, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simple 8-bit computer build in Verilog.☆93Jun 2, 2025Updated last year
- Conway's Game of Life written in Fortran 77 for FreeDOS☆11Oct 8, 2021Updated 4 years ago
- LLVM Essentials 中文版☆12Feb 18, 2025Updated last year
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆35Mar 21, 2020Updated 6 years ago
- My projects using PIC Microcontrollers and CCS PICC Compiler (PCWHD)☆16Mar 23, 2025Updated last year
- LUT LDPC is a collection of software tools to design and test LDPC decoders based on discrete message passing decoding using lookup table…☆16May 30, 2018Updated 8 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated last year
- MIPS multi cycle Verilog implementation based on Computer Organization and Design by David A. Patterson and John L. Hennessy☆23Jul 3, 2020Updated 6 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AES-128 Encryption☆11Jul 17, 2014Updated 11 years ago
- ☆13Mar 7, 2024Updated 2 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆20Sep 2, 2023Updated 2 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 26, 2026Updated 2 months ago
- A tutorial of cool make trick to deal with a messy source code.☆10Jul 9, 2021Updated 4 years ago
- A toy c compiler written in python☆12Jan 9, 2024Updated 2 years ago
- An FPGA design for simulating biological neurons☆19Jul 5, 2024Updated last year