vprabhu28 / 16-Bit-CPU-using-VerilogLinks
Design of a 16-Bit CPU using Verilog
☆40Updated 6 years ago
Alternatives and similar repositories for 16-Bit-CPU-using-Verilog
Users that are interested in 16-Bit-CPU-using-Verilog are comparing it to the libraries listed below
Sorting:
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆270Updated 3 months ago
- 100 Days of RTL☆392Updated last year
- A Single Cycle Risc-V 32 bit CPU☆50Updated last month
- This repo provide an index of VLSI content creators and their materials☆156Updated last year
- Verilog implementation of multi-stage 32-bit RISC-V processor☆127Updated 4 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆53Updated last year
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆397Updated 2 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆110Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆96Updated 2 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆23Updated 8 months ago
- SystemVerilog Tutorial☆172Updated 4 months ago
- Verilog HDL files☆153Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆116Updated 3 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆151Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆109Updated last year
- ☆115Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆53Updated last year
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆19Updated 4 years ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆30Updated 2 months ago
- It contains a curated list of awesome RISC-V Resources.☆258Updated 8 months ago
- Implementation of RISC-V RV32I☆23Updated 3 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆188Updated this week
- https://caravel-user-project.readthedocs.io☆218Updated 7 months ago
- An overview of TL-Verilog resources and projects☆82Updated 5 months ago
- ECE 3300 HDL Code☆58Updated 2 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆76Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆115Updated last month
- ☆15Updated 2 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆146Updated 4 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆39Updated last year