Design of a 16-Bit CPU using Verilog
☆47Jun 11, 2019Updated 7 years ago
Alternatives and similar repositories for 16-Bit-CPU-using-Verilog
Users that are interested in 16-Bit-CPU-using-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog implementation of Ben Eater's 8-bit breadboard computer☆19Sep 12, 2021Updated 5 years ago
- Verilog implementation of various types of CPUs☆92Sep 27, 2019Updated 6 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 8 years ago
- A machine learning model that can classify real and AI generated images☆11Jul 9, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A 16-bit Reduced Instruction Set Computing(RISC) processor capable of fetching and executing a set of 16-bit machine instructions.☆22Apr 4, 2024Updated 2 years ago
- Little handy Numerically controlled oscillator (NCO) Verilog RTL☆15Feb 15, 2024Updated 2 years ago
- Tutorial on building your own CPU, in Verilog☆38Apr 25, 2022Updated 4 years ago
- Cortex-M0 DesignStart Wrapper☆24Aug 11, 2019Updated 7 years ago
- A Verilog RTL model of a simple 8-bit RISC processor☆21Jan 15, 2019Updated 7 years ago
- ☆16Feb 21, 2024Updated 2 years ago
- DMA Project using Verilog HDL☆15Dec 26, 2019Updated 6 years ago
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆19Apr 26, 2026Updated 4 months ago
- The HDL Bits Solutions repository provides answers to the HDL Bits exercises, which are designed for practicing digital hardware design u…☆19Sep 3, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Wameedh Scientific Club Deep Learning for Computer Vision workshop repository.☆11Apr 2, 2024Updated 2 years ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated 2 weeks ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 3, 2025Updated 11 months ago
- ☆16Mar 21, 2016Updated 10 years ago
- ☆14Jul 4, 2022Updated 4 years ago
- Simple 8-bit UART realization on Verilog HDL.☆121Apr 27, 2024Updated 2 years ago
- An 8-Bit CPU implemented in an FPGA☆22Jun 8, 2020Updated 6 years ago
- A very primitive but hopefully self-educational CPU in Verilog☆154Jan 21, 2015Updated 11 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆13Mar 7, 2024Updated 2 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- LLVM Essentials 中文版☆12Feb 18, 2025Updated last year
- A simple 8-bit computer build in Verilog.☆94Jun 2, 2025Updated last year
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆36Mar 21, 2020Updated 6 years ago
- Conway's Game of Life written in Fortran 77 for FreeDOS☆11Oct 8, 2021Updated 4 years ago
- A simple Minesweeper-Clone made for the TI-Nspire with Lua 🕹☆20Jan 18, 2022Updated 4 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Use this to create your own stock tracker dashboard☆10Sep 18, 2021Updated 5 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated last year
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 6 years ago
- Verilog Project☆23Aug 30, 2021Updated 5 years ago
- AES☆16Oct 4, 2022Updated 3 years ago
- developer portfolio☆15Oct 2, 2025Updated 11 months ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago