Design of a 16-Bit CPU using Verilog
☆47Jun 11, 2019Updated 7 years ago
Alternatives and similar repositories for 16-Bit-CPU-using-Verilog
Users that are interested in 16-Bit-CPU-using-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog implementation of Ben Eater's 8-bit breadboard computer☆19Sep 12, 2021Updated 5 years ago
- Verilog implementation of various types of CPUs☆92Sep 27, 2019Updated 7 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- A machine learning model that can classify real and AI generated images☆11Jul 9, 2023Updated 3 years ago
- Little handy Numerically controlled oscillator (NCO) Verilog RTL☆15Feb 15, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.☆32Feb 14, 2021Updated 5 years ago
- Tutorial on building your own CPU, in Verilog☆38Apr 25, 2022Updated 4 years ago
- Cortex-M0 DesignStart Wrapper☆24Aug 11, 2019Updated 7 years ago
- A Verilog RTL model of a simple 8-bit RISC processor☆21Jan 15, 2019Updated 7 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- ☆16Oct 3, 2026Updated last week
- DMA Project using Verilog HDL☆15Dec 26, 2019Updated 6 years ago
- System for detecting vein patterns.☆22Apr 5, 2020Updated 6 years ago
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆19Apr 26, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Wameedh Scientific Club Deep Learning for Computer Vision workshop repository.☆11Apr 2, 2024Updated 2 years ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated last month
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 6, 2026Updated last week
- ☆16Mar 21, 2016Updated 10 years ago
- MIPS multi cycle Verilog implementation based on Computer Organization and Design by David A. Patterson and John L. Hennessy☆23Jul 3, 2020Updated 6 years ago
- High-throughput LDPC decoder on GPU device (see published IEEE article)☆12Jan 25, 2019Updated 7 years ago
- ☆14Jul 4, 2022Updated 4 years ago
- Simple 8-bit UART realization on Verilog HDL.☆121Apr 27, 2024Updated 2 years ago
- An 8-Bit CPU implemented in an FPGA☆22Jun 8, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A very primitive but hopefully self-educational CPU in Verilog☆154Jan 21, 2015Updated 11 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 6 years ago
- 學習Streamlit☆11Jan 24, 2023Updated 3 years ago
- UART implementation using verilog☆39Feb 14, 2023Updated 3 years ago
- ☆13Mar 7, 2024Updated 2 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- A simple 8-bit computer build in Verilog.☆93Jun 2, 2025Updated last year
- Conway's Game of Life written in Fortran 77 for FreeDOS☆11Oct 8, 2021Updated 5 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆36Mar 21, 2020Updated 6 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- Use this to create your own stock tracker dashboard☆10Sep 18, 2021Updated 5 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 6 years ago
- Verilog Project☆24Aug 30, 2021Updated 5 years ago
- AES☆16Oct 4, 2022Updated 4 years ago
- developer portfolio☆15Oct 2, 2025Updated last year