Design of a 16-Bit CPU using Verilog
☆48Jun 11, 2019Updated 6 years ago
Alternatives and similar repositories for 16-Bit-CPU-using-Verilog
Users that are interested in 16-Bit-CPU-using-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Aug 8, 2017Updated 8 years ago
- Verilog implementation of Ben Eater's 8-bit breadboard computer☆18Sep 12, 2021Updated 4 years ago
- A 16-bit Reduced Instruction Set Computing(RISC) processor capable of fetching and executing a set of 16-bit machine instructions.☆21Apr 4, 2024Updated last year
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- Cortex-M0 DesignStart Wrapper☆23Aug 11, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.☆29Feb 14, 2021Updated 5 years ago
- A Verilog RTL model of a simple 8-bit RISC processor☆20Jan 15, 2019Updated 7 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- Verilog Project☆21Aug 30, 2021Updated 4 years ago
- This repository contains solutions to the practice problems available on the HDLBits platform, which cover a wide range of topics in Digi…☆12Apr 24, 2023Updated 2 years ago
- UART implementation using verilog☆34Feb 14, 2023Updated 3 years ago
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- System for detecting vein patterns.☆19Apr 5, 2020Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- DMA Hardware Description with Verilog☆19Dec 20, 2019Updated 6 years ago
- RISC-V (LFD110x)☆26Jan 3, 2024Updated 2 years ago
- Wameedh Scientific Club Deep Learning for Computer Vision workshop repository.☆12Apr 2, 2024Updated last year
- High-throughput LDPC decoder on GPU device (see published IEEE article)☆12Jan 25, 2019Updated 7 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- ☆16Mar 21, 2016Updated 10 years ago
- Simple 8-bit UART realization on Verilog HDL.☆116Apr 27, 2024Updated last year
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 3, 2025Updated 5 months ago
- ☆14Jul 4, 2022Updated 3 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- My projects using PIC Microcontrollers and CCS PICC Compiler (PCWHD)☆16Mar 23, 2025Updated last year
- A very primitive but hopefully self-educational CPU in Verilog☆152Jan 21, 2015Updated 11 years ago
- A Verilog HDL model of the MOS 6502 CPU☆24Dec 14, 2025Updated 3 months ago
- Use this to create your own stock tracker dashboard☆10Sep 18, 2021Updated 4 years ago
- RTOS for embedded systems☆14Sep 19, 2024Updated last year
- An 8-Bit CPU implemented in an FPGA☆21Jun 8, 2020Updated 5 years ago
- A classification of whether or not to wear a mask.☆12Oct 12, 2020Updated 5 years ago
- LLVM Essentials 中文版☆12Feb 18, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Mar 21, 2020Updated 6 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- LUT LDPC is a collection of software tools to design and test LDPC decoders based on discrete message passing decoding using lookup table…☆16May 30, 2018Updated 7 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated 11 months ago
- AES☆15Oct 4, 2022Updated 3 years ago
- Zedboard projects☆11May 15, 2016Updated 9 years ago