Design of a 16-Bit CPU using Verilog
☆49Jun 11, 2019Updated 7 years ago
Alternatives and similar repositories for 16-Bit-CPU-using-Verilog
Users that are interested in 16-Bit-CPU-using-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Aug 8, 2017Updated 9 years ago
- Verilog implementation of Ben Eater's 8-bit breadboard computer☆19Sep 12, 2021Updated 4 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 7 years ago
- A 16-bit Reduced Instruction Set Computing(RISC) processor capable of fetching and executing a set of 16-bit machine instructions.☆22Apr 4, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Little handy Numerically controlled oscillator (NCO) Verilog RTL☆15Feb 15, 2024Updated 2 years ago
- Tutorial on building your own CPU, in Verilog☆36Apr 25, 2022Updated 4 years ago
- ELEGOO TumbllerV1.1 Self-Balancing Car Tutorial☆18Mar 9, 2021Updated 5 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆18Apr 26, 2026Updated 3 months ago
- The HDL Bits Solutions repository provides answers to the HDL Bits exercises, which are designed for practicing digital hardware design u…☆19Sep 3, 2024Updated last year
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- ☆16Mar 21, 2016Updated 10 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆42Oct 3, 2025Updated 10 months ago
- Simple 8-bit UART realization on Verilog HDL.☆120Apr 27, 2024Updated 2 years ago
- An 8-Bit CPU implemented in an FPGA☆22Jun 8, 2020Updated 6 years ago
- A very primitive but hopefully self-educational CPU in Verilog☆154Jan 21, 2015Updated 11 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 5 years ago
- 學習Streamlit☆11Jan 24, 2023Updated 3 years ago
- UART implementation using verilog☆39Feb 14, 2023Updated 3 years ago
- ☆13Mar 7, 2024Updated 2 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 2 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆35Mar 21, 2020Updated 6 years ago
- Conway's Game of Life written in Fortran 77 for FreeDOS☆11Oct 8, 2021Updated 4 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Use this to create your own stock tracker dashboard☆10Sep 18, 2021Updated 4 years ago
- Verilog Project☆22Aug 30, 2021Updated 4 years ago
- AES☆16Oct 4, 2022Updated 3 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- developer portfolio☆15Oct 2, 2025Updated 10 months ago
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- This application estimate iterative decoding threshold using degree description, Stephan ten Brink. More general decription of LDPC codes…☆13Apr 28, 2023Updated 3 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- A simple 8086-CPU simulator using Verilog and Quartus II☆11Jul 9, 2018Updated 8 years ago
- LUT LDPC is a collection of software tools to design and test LDPC decoders based on discrete message passing decoding using lookup table…☆17May 30, 2018Updated 8 years ago
- A toy c compiler written in python☆12Jan 9, 2024Updated 2 years ago