vprabhu28 / 16-Bit-CPU-using-VerilogLinks
Design of a 16-Bit CPU using Verilog
☆38Updated 6 years ago
Alternatives and similar repositories for 16-Bit-CPU-using-Verilog
Users that are interested in 16-Bit-CPU-using-Verilog are comparing it to the libraries listed below
Sorting:
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆259Updated last month
- SystemVerilog Tutorial☆159Updated 2 months ago
- 100 Days of RTL☆383Updated 11 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆115Updated 4 years ago
- This repo provide an index of VLSI content creators and their materials☆152Updated 10 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆83Updated 2 years ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆361Updated 2 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆99Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆50Updated last year
- ☆113Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆102Updated 2 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆132Updated last year
- UVM and System Verilog Manuals☆43Updated 6 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆17Updated 6 months ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆32Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆94Updated last year
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆132Updated 5 years ago
- A Single Cycle Risc-V 32 bit CPU☆48Updated 2 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆102Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆66Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Updated 3 years ago
- Verilog HDL files☆146Updated last year
- An overview of TL-Verilog resources and projects☆81Updated 3 months ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated last year
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆186Updated 2 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆51Updated last year
- A collection of commonly asked RTL design interview questions☆31Updated 8 years ago
- ☆87Updated 10 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆133Updated last month
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆78Updated last year