Design of a 16-Bit CPU using Verilog
☆49Jun 11, 2019Updated 6 years ago
Alternatives and similar repositories for 16-Bit-CPU-using-Verilog
Users that are interested in 16-Bit-CPU-using-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Aug 8, 2017Updated 8 years ago
- Verilog implementation of Ben Eater's 8-bit breadboard computer☆18Sep 12, 2021Updated 4 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 7 years ago
- A 16-bit Reduced Instruction Set Computing(RISC) processor capable of fetching and executing a set of 16-bit machine instructions.☆22Apr 4, 2024Updated 2 years ago
- Tutorial on building your own CPU, in Verilog☆34Apr 25, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- Cortex-M0 DesignStart Wrapper☆24Aug 11, 2019Updated 6 years ago
- A Verilog RTL model of a simple 8-bit RISC processor☆20Jan 15, 2019Updated 7 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- ELEGOO TumbllerV1.1 Self-Balancing Car Tutorial☆17Mar 9, 2021Updated 5 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- This repository contains solutions to the practice problems available on the HDLBits platform, which cover a wide range of topics in Digi…☆12Apr 24, 2023Updated 2 years ago
- UART implementation using verilog☆35Feb 14, 2023Updated 3 years ago
- Verilog Project☆21Aug 30, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- System for detecting vein patterns.☆20Apr 5, 2020Updated 6 years ago
- DMA Hardware Description with Verilog☆19Dec 20, 2019Updated 6 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- ☆16Mar 21, 2016Updated 10 years ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 3, 2025Updated 6 months ago
- Simple 8-bit UART realization on Verilog HDL.☆116Apr 27, 2024Updated last year
- ☆14Jul 4, 2022Updated 3 years ago
- My projects using PIC Microcontrollers and CCS PICC Compiler (PCWHD)☆16Mar 23, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 學習Streamlit☆11Jan 24, 2023Updated 3 years ago
- A Verilog HDL model of the MOS 6502 CPU☆24Dec 14, 2025Updated 4 months ago
- A simple 8-bit computer build in Verilog.☆93Jun 2, 2025Updated 10 months ago
- RTOS for embedded systems☆14Sep 19, 2024Updated last year
- KiCad project files and arduino code for an in-expensive and simple phase-locked-loop driver for piezo-electric ultrasonic transducers.☆27Feb 9, 2018Updated 8 years ago
- An 8-Bit CPU implemented in an FPGA☆21Jun 8, 2020Updated 5 years ago
- A classification of whether or not to wear a mask.☆12Oct 12, 2020Updated 5 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Mar 21, 2020Updated 6 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆18Sep 2, 2023Updated 2 years ago
- LUT LDPC is a collection of software tools to design and test LDPC decoders based on discrete message passing decoding using lookup table…☆16May 30, 2018Updated 7 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated last year
- AES☆15Oct 4, 2022Updated 3 years ago
- Zedboard projects☆11May 15, 2016Updated 9 years ago
- StatOpt Tool in Python☆17Nov 7, 2023Updated 2 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 4, 2026Updated last week