UniqueMR / Signal-Generator-Nexy4View external linksLinks
Signal generator designed with Nexy4 FPGA
☆13May 14, 2023Updated 2 years ago
Alternatives and similar repositories for Signal-Generator-Nexy4
Users that are interested in Signal-Generator-Nexy4 are comparing it to the libraries listed below
Sorting:
- Used LSTM and Graph Attention Mechanism to detect the causal relationship in a sentence☆12May 14, 2023Updated 2 years ago
- [ACM-MM'24 Oral] PASSION: Towards Effective Incomplete Multi-Modal Medical Image Segmentation with Imbalanced Missing Rates☆31Jun 4, 2025Updated 8 months ago
- [IEEE-JBHI'2024] M2FTrans: Modality-Masked Fusion Transformer for Incomplete Multi-Modality Brain Tumor Segmentation☆25Oct 6, 2024Updated last year
- Generic slave implementation of the 1-wire protocol in C☆13Mar 3, 2019Updated 6 years ago
- 使用DDS芯片AD9914产生线性扫频信号☆12Dec 9, 2020Updated 5 years ago
- "智能公交系统电子站牌设计"毕业设计单片机和微信小程序代码☆13Jan 11, 2023Updated 3 years ago
- GPIB to USB converter☆11Jan 3, 2014Updated 12 years ago
- VISA header conversion and VISA session component for Lazarus☆10Sep 21, 2014Updated 11 years ago
- a programming game for Python based on Robocode and Turtle.py☆12Jan 24, 2019Updated 7 years ago
- The Berry language for STM32F103.☆11May 14, 2019Updated 6 years ago
- ☆10Aug 24, 2023Updated 2 years ago
- My personal set of KiCad component and module libraries☆11Apr 29, 2018Updated 7 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆12Mar 12, 2021Updated 4 years ago
- ☆12Aug 5, 2020Updated 5 years ago
- This is a software reference code to implement the FPGA remote debug feature. User will compile the reference code into a user space appl…☆14Jun 19, 2025Updated 7 months ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车,分为两个部分,控制器部分和小车部分,通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势,从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆13Mar 10, 2019Updated 6 years ago
- Define and generate waveforms to output with your favorite DAC☆12Jan 2, 2019Updated 7 years ago
- Official implementation of the paper "From Optimization to Generalization: Fair Federated Learning against Quality Shift via Inter-Client…☆10Mar 13, 2025Updated 11 months ago
- Bit-banged MIPI RFFE control library developed for STM32 HAL platforms☆13May 3, 2019Updated 6 years ago
- STM32 in-application programming (IAP) using USART via YMODEM Protocol☆14Jul 11, 2023Updated 2 years ago
- 基于微软开源AI量化投资平台的系统学习教程☆23Dec 7, 2025Updated 2 months ago
- This repository shows design process for wrist watch on HDSP indicators☆12Dec 21, 2024Updated last year
- ☆14Feb 27, 2024Updated last year
- 使用肤色颜色空间建模+连通域处理及分析和Harr-cascade 方法进行人脸检测。1建立多种肤色模型,结合数学形态学滤波,完成人脸检测; 2利用Matlab 自带的计算机视觉系统工具箱实现单人及多人的人脸检测。☆13Nov 23, 2018Updated 7 years ago
- Drawing pictures on oscilloscope using VGA port☆12Apr 25, 2022Updated 3 years ago
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 7 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals,this SoC run a CNN. The…☆13Mar 30, 2023Updated 2 years ago
- Python library for the Pimoroni Haptic Vibes DRV2605 breakout☆15May 16, 2024Updated last year
- A beginner's script to implement the SHA-256 in Python from scratch.☆16Sep 24, 2022Updated 3 years ago
- Official implementation of the paper "FedA3I: Annotation Quality-Aware Aggregation for Federated Medical Image Segmentation against Heter…☆16Jan 21, 2024Updated 2 years ago
- ☆12Jul 27, 2021Updated 4 years ago
- Bootloader/monitor for stm32h7 systems☆16Apr 11, 2021Updated 4 years ago
- A lock in amplifier running on the RedPitaya's FPGA☆16Jan 29, 2019Updated 7 years ago
- 使用verilog实现流水线 FFT☆14Jul 1, 2024Updated last year
- Time to Digital Converter on an FPGA☆18Oct 8, 2020Updated 5 years ago
- This repository contains the project proposal,code and final report for the implementation of the paper "Parallax Tolerant Image Stitchin…☆14Nov 29, 2018Updated 7 years ago
- ☆20Apr 12, 2024Updated last year
- 深度学习500问,以问答形式对常用的概率知识、线性代数、机器学习、深度学习、计算机视觉等热点问题进行阐述,以帮助自己及有需要的读者。 全书分为18个章节,50余万字。由于水平有限,书中不妥之处恳请广大读者批评指正。 未完待续............ 如有意合作,联系sc…☆14Sep 21, 2019Updated 6 years ago
- The LIN middleware implements a LIN 2.2 and ISO 17987 compliance slave node.☆15Dec 10, 2021Updated 4 years ago