Alternatives and similar repositories for Image_Recognition_Using_CNN_In_Verilog

Users that are interested in Image_Recognition_Using_CNN_In_Verilog are comparing it to the libraries listed below

• Adrofier / HDLBits-Verilog-Solutions
  Solutions to HDLBits Verilog Problem Set
  ☆32Updated 3 months ago
• Abhishekvlsi / 108-RTL-Projects
  Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…
  ☆25Updated 9 months ago
• Test134n / 32-Verilog-Mini-Projects
  Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …
  ☆20Updated 3 months ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,189Updated last month
• TheRA1A / Router1x3
  Router 1x3 design and uvm verification testbach and coverage report
  ☆12Updated last year
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,118Updated 4 years ago
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆401Updated last year
• Akashtailor-exe / 30-days-of-verilog
  30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills a…
  ☆50Updated 2 years ago
• bpvsr / 2_Interview_Questions
  # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…
  ☆23Updated 4 months ago
• amitvsuryavanshi04 / 100_DAYS_VERILOG_SV
  Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024
  ☆22Updated 7 months ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,556Updated 4 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,841Updated 8 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,397Updated last week
• abdelazeem201 / ASIC-Design-Roadmap
  The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…
  ☆416Updated 3 months ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆575Updated 3 years ago
• karribharathi / 100-Days-of-RTL
  ☆16Updated last year
• pyuvm / pyuvm
  The UVM written in Python
  ☆479Updated this week
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆605Updated 3 weeks ago
• ashok-g-r / 100-Days-of-RTL
  ☆16Updated 2 years ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,132Updated this week
• mohamedazizbelhouchet / RISC-V-PIPELINED-PROCESSOR-Implementation
  This project aims to implement a pipelined processor based on the RISC-V instruction set architecture (ISA) using Vivado and Verilog. The…
  ☆17Updated last year
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆426Updated last year
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆474Updated 5 years ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆329Updated 3 years ago
• Ummidichandrika / 100-Days-of-RTL
  ☆117Updated last year
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆435Updated 3 years ago
• maazm007 / vsdsquadron-mini-internship
  VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.
  ☆30Updated 3 months ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,634Updated 3 months ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,074Updated last year
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,657Updated last month