Alternatives and similar repositories for Image_Recognition_Using_CNN_In_Verilog

Users that are interested in Image_Recognition_Using_CNN_In_Verilog are comparing it to the libraries listed below

• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,248Updated last week
• Abhishekvlsi / 108-RTL-Projects
  Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…
  ☆32Updated last year
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆600Updated 4 years ago
• amitvsuryavanshi04 / 100_DAYS_VERILOG_SV
  Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024
  ☆25Updated 10 months ago
• Subhasis-Sahu / SFAL-VSD
  ☆13Updated last year
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆508Updated 6 years ago
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆768Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,487Updated last week
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,952Updated 11 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,176Updated 4 years ago
• karribharathi / 100-Days-of-RTL
  ☆17Updated 2 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,176Updated 8 months ago
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆369Updated 2 years ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,533Updated last year
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆341Updated 4 years ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆447Updated 3 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆871Updated 4 years ago
• ashok-g-r / 100-Days-of-RTL
  ☆18Updated 2 years ago
• maazm007 / vsdsquadron-mini-internship
  VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.
  ☆31Updated 6 months ago
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆241Updated 8 years ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,248Updated 4 months ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆290Updated 3 years ago
• dumpo / my_verilog_projects
  数字IC秋招项目、手撕代码
  ☆40Updated last year
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆858Updated 11 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆717Updated 2 years ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆653Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,133Updated this week
• alexforencich / verilog-uart
  Verilog UART
  ☆533Updated 11 months ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆446Updated last year
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,751Updated last week