Alternatives and similar repositories for Image_Recognition_Using_CNN_In_Verilog

Users that are interested in Image_Recognition_Using_CNN_In_Verilog are comparing it to the libraries listed below

• alfadelta10010 / COD-Lab
  Instructions & Assignments for COD Lab - UE22EC352A
  ☆4Updated 7 months ago
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆218Updated 7 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆546Updated 3 years ago
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆368Updated 10 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆810Updated 3 months ago
• sudhamshu091 / 32-Verilog-Mini-Projects
  Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …
  ☆711Updated 7 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,013Updated this week
• Adrofier / HDLBits-Verilog-Solutions
  Solutions to HDLBits Verilog Problem Set
  ☆25Updated this week
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆441Updated 5 years ago
• sudhamshu091 / Single-Cycle-Risc-Pipelined-Processor-Verilog
  Single Cycle MIPS Pipelined Processor using Verilog
  ☆14Updated 3 years ago
• abdelazeem201 / ASIC-Design-Roadmap
  The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…
  ☆352Updated last month
• arm-university / VLSI-Fundamentals-Education-Kit
  Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …
  ☆255Updated 3 weeks ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆688Updated this week
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆353Updated last year
• Ummidichandrika / 100-Days-of-RTL
  ☆111Updated last year
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆307Updated 3 years ago
• riscv / learn
  Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.
  ☆934Updated 5 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,310Updated this week
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆353Updated last year
• parnabghosh1004 / 8-point-2D-DCT
  2D discrete cosine transform (DCT) of an 8x8 image in verilog HDL
  ☆13Updated 2 years ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,300Updated last week
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,746Updated 3 months ago
• lucky-wfw / ARM_AMBA_Design
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆127Updated 4 years ago
• TheRA1A / Router1x3
  Router 1x3 design and uvm verification testbach and coverage report
  ☆12Updated 7 months ago
• Practical-UVM-Step-By-Step / Practical-UVM-Step-By-Step
  This is the main repository for all the examples for the book Practical UVM
  ☆196Updated 4 years ago
• Abhishek-Sharma182005 / 108-RTL-Projects
  Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…
  ☆14Updated 5 months ago
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆189Updated 8 years ago
• Gowtham1729 / Image-Processing
  Image Processing Toolbox in Verilog using Basys3 FPGA
  ☆203Updated last month
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆248Updated 12 years ago
• abdelazeem201 / Systolic-array-implementation-in-RTL-for-TPU
  IC implementation of Systolic Array for TPU
  ☆251Updated 8 months ago