Alternatives and similar repositories for Image_Recognition_Using_CNN_In_Verilog

Users that are interested in Image_Recognition_Using_CNN_In_Verilog are comparing it to the libraries listed below

• CodeWithHarry / Sigma-Web-Dev-Course
  Source Code for Sigma Web Development Course
  ☆10,703Updated last year
• Maksof-waqarahmed / Web-Development-2-ReactJs
  Master React.js, the most popular JavaScript library for building dynamic and responsive user interfaces. Learn component-based architect…
  ☆20Updated 2 weeks ago
• Test134n / 32-Verilog-Mini-Projects
  Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …
  ☆22Updated 4 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,882Updated 9 months ago
• gptshubham / Sigma-Web-Development-CodeWithHarry
  ☆14Updated 2 years ago
• PramodDutta / LearningATB7xJavaPrograms
  This Repo contains the Source code of ATB7x learning
  ☆14Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,437Updated last week
• PrajapatiMan / Portfolio
  ☆16Updated 7 months ago
• PrajapatiMan / PrajapatiMan
  ☆16Updated 6 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,147Updated 4 years ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,482Updated last year
• haideralishah / Saylani-Batch-9-Section-H
  ☆15Updated 2 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆844Updated 9 months ago
• Abhishekvlsi / 108-RTL-Projects
  Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…
  ☆26Updated 11 months ago
• alisolanki / Welcome-to-Open-Source
  Make your first PR request! And enter the world of Open Source Contributions 🍉
  ☆3,429Updated 4 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,890Updated 4 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,152Updated 6 months ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆489Updated 5 years ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆747Updated last week
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆588Updated 3 years ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,376Updated last year
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆852Updated 4 years ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆439Updated 3 years ago
• smartfoxdata / uvm_starter
  uvm_starter is a simple template for starting uvm projects
  ☆11Updated 10 months ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆1,028Updated 2 weeks ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆701Updated 2 years ago
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆367Updated 2 years ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,596Updated 4 years ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆628Updated last week
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆403Updated last year