s-kanev / XIOSimLinks
A detailed michroarchitectural x86 simulator
☆62Updated 8 years ago
Alternatives and similar repositories for XIOSim
Users that are interested in XIOSim are comparing it to the libraries listed below
Sorting:
- The StreamIt compiler infrastructure.☆71Updated 9 years ago
- PTLsim and QEMU based Computer Architecture Research Simulator☆130Updated 3 years ago
- Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter☆17Updated 8 years ago
- Tapir extension to LLVM for optimizing Parallel Programs☆132Updated 5 years ago
- doppioDB - A hardware accelerated database☆49Updated 8 years ago
- memTrace, a framework for lightweight memory tracing☆58Updated 5 years ago
- dthreads: Efficient Deterministic Multithreading☆68Updated 10 years ago
- Memory access tracing QEMU☆98Updated 8 years ago
- Decuda and cudasm, the CUDA binary utilities package. Low-level tools for NVidia G80 GPUs.☆103Updated 15 years ago
- Mirror kept for legacy. Moved to https://github.com/llvm/llvm-project☆88Updated 6 years ago
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆122Updated 4 years ago
- A parallel, distributed simulator for multicores.☆184Updated 9 years ago
- ☆40Updated 3 years ago
- Develop toolchain based on llvm to for Cpu0 processor☆49Updated 2 weeks ago
- The Contech analysis framework provides the means for generating and analyzing task graphs that enable computer architects and programmer…☆53Updated 3 weeks ago
- I-cache line packing and branch misprediction measuring tool☆18Updated 8 years ago
- Memory System Microbenchmarks☆64Updated 2 years ago
- Lock-free multithreaded memory allocation☆108Updated 8 years ago
- Library wrapper and system-level tracing utilities☆47Updated 8 years ago
- Sheriff consists of two tools: Sheriff-Detect, a false-sharing detector, and Sheriff-Protect, a false-sharing eliminator that you can lin…☆32Updated 7 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 5 years ago
- code for examining determinism of performance counters☆21Updated 4 years ago
- CERE: Codelet Extractor and REplayer☆40Updated 2 years ago
- Mirror kept for legacy. Moved to https://github.com/llvm/llvm-project☆26Updated 6 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 7 years ago
- Compiler intermediate language for static analysis.☆107Updated 6 years ago
- firrtlator is a FIRRTL C++ library☆23Updated 8 years ago
- The cilkplus/llvm repo implements the Intel Cilk Plus language extensions to C and C++ in LLVM.☆70Updated 9 years ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆85Updated last year
- A source-to-source compiler for automatic parallelization of C programs through code annotation.☆62Updated 5 years ago