useredsa / MBPlibLinks
☆17Updated 9 months ago
Alternatives and similar repositories for MBPlib
Users that are interested in MBPlib are comparing it to the libraries listed below
Sorting:
- Championship Branch Prediction 2025☆51Updated 2 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- high-performance RTL simulator☆172Updated last year
- The University of Bristol HPC Simulation Engine☆99Updated 3 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆106Updated 3 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆125Updated this week
- The Task Parallel System Composer (TaPaSCo)☆111Updated 3 months ago
- ☆87Updated last year
- Modeling Architectural Platform☆200Updated last week
- The Sniper Multi-Core Simulator☆141Updated 9 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆103Updated 2 months ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆183Updated last week
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Microprobe: Microbenchmark generation framework☆21Updated 3 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated last year
- ☆44Updated 6 months ago
- Lab assignments for the Agile Hardware Design course☆16Updated 2 months ago
- ☆92Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆201Updated this week
- CGRA Compilation Framework☆86Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- RiVEC Bencmark Suite☆119Updated 8 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- Vector Acceleration IP core for RISC-V*☆181Updated 3 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- The OpenPiton Platform☆29Updated 2 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆85Updated 2 months ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆73Updated 11 months ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆23Updated last year