useredsa / MBPlibLinks
☆17Updated 7 months ago
Alternatives and similar repositories for MBPlib
Users that are interested in MBPlib are comparing it to the libraries listed below
Sorting:
- Chisel RISC-V Vector 1.0 Implementation☆98Updated last month
- high-performance RTL simulator☆159Updated 11 months ago
- Branch Predictor Optimization for BlackParrot☆15Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 3 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆116Updated this week
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆13Updated 3 months ago
- Microprobe: Microbenchmark generation framework☆21Updated last month
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆13Updated 2 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- The University of Bristol HPC Simulation Engine☆97Updated last week
- Consistency checker for memory subsystem traces☆22Updated 8 years ago
- ILA Model Database☆22Updated 4 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated 11 months ago
- Championship Branch Prediction 2025☆43Updated 2 weeks ago
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 4 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆30Updated 2 months ago
- CGRA Compilation Framework☆83Updated last year
- Open-source non-blocking L2 cache☆43Updated this week
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 8 months ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 3 weeks ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- RTLCheck☆22Updated 6 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆22Updated last year
- ☆86Updated 3 years ago
- The specification for the FIRRTL language☆57Updated this week