useredsa / MBPlibLinks
☆17Updated 8 months ago
Alternatives and similar repositories for MBPlib
Users that are interested in MBPlib are comparing it to the libraries listed below
Sorting:
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆13Updated 3 weeks ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆29Updated 5 months ago
- Branch Predictor Optimization for BlackParrot☆15Updated last year
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆22Updated last year
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆25Updated last year
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated last month
- A RISC-V RV32 model ready for SMT program synthesis.☆11Updated 4 years ago
- ☆11Updated 3 years ago
- Testing processors with Random Instruction Generation☆41Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated 2 years ago
- A Hardware Pipeline Description Language☆45Updated this week
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago
- Championship Branch Prediction 2025☆49Updated last month
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- RTLCheck☆22Updated 6 years ago
- ☆16Updated 2 months ago
- An open-source UCIe implementation developed at UC Berkeley.☆15Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆103Updated 2 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆122Updated this week
- Optimization results for superconducting electronic (SCE) circuits☆14Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆17Updated last week
- ☆12Updated 10 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆18Updated 2 years ago
- Source files to reproduce the results shown for A-QED at DAC 2020☆8Updated 4 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- Fast Symbolic Repair of Hardware Design Code☆25Updated 5 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆18Updated 8 months ago
- BTOR2 MLIR project☆26Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- Open-source non-blocking L2 cache☆43Updated this week