upscale-project / aqed-dac2020-resultsLinks
Source files to reproduce the results shown for A-QED at DAC 2020
☆9Updated 4 years ago
Alternatives and similar repositories for aqed-dac2020-results
Users that are interested in aqed-dac2020-results are comparing it to the libraries listed below
Sorting:
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆30Updated 7 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated last week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- A Formal Verification Framework for Chisel☆18Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆27Updated last week
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- Fast Symbolic Repair of Hardware Design Code☆23Updated 4 months ago
- ILA Model Database☆22Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆34Updated 4 months ago
- ☆22Updated 11 months ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆28Updated last year
- This is a python repo for flattening Verilog☆16Updated 3 weeks ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆17Updated 7 months ago
- ☆27Updated 7 years ago
- Research paper based on or related to ABC.☆43Updated last week
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- CoreIR Symbolic Analyzer☆72Updated 4 years ago
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- ☆86Updated last year
- A hardware synthesis framework with multi-level paradigm☆39Updated 4 months ago
- IDEA project source files☆106Updated 6 months ago
- A configurable SRAM generator☆50Updated this week
- An infrastructure for integrated EDA☆41Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 5 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆21Updated 2 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago