An open source FPGA design for DSLogic
☆171Jul 8, 2014Updated 11 years ago
Alternatives and similar repositories for DSLogic-hdl
Users that are interested in DSLogic-hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open source firmware design for DSLogic☆105Aug 11, 2014Updated 11 years ago
- Initial version of DSLogic-fw based on keil☆39Jul 21, 2014Updated 11 years ago
- An open source Arduino library for DSLogic wireless module☆27Jul 19, 2014Updated 11 years ago
- An open source multi-function instrument for everyone☆1,357Nov 5, 2024Updated last year
- FPGA Software for the Probe-Scope☆19Aug 25, 2019Updated 6 years ago
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- FPGA Logic Analyzer and GUI☆151Dec 29, 2022Updated 3 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- Simple mono FM Radio.☆51Jun 24, 2016Updated 9 years ago
- NUC980 NuWriter PC tool and firmware source code☆15Feb 2, 2026Updated 2 months ago
- U-Boot v2016.11 for NUC970, N9H30, and NUC980☆32Mar 24, 2026Updated 2 weeks ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Mar 21, 2020Updated 6 years ago
- KiCad PCB project of Logic Analyzer☆47Jan 3, 2021Updated 5 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 5 years ago
- open-source logic analyzer for FPGAs☆101Sep 5, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- 本工程用FPGA和python实现一个简单的8路输入逻辑分析仪☆19Aug 20, 2017Updated 8 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 4 years ago
- SDIO Device Verilog Core☆24Jul 25, 2018Updated 7 years ago
- A usb FPGA board based Logic analyzer （逻辑分析仪）☆17Nov 14, 2022Updated 3 years ago
- Port of https://github.com/eleqian/WiDSO/tree/master/MCU/USB-Blaster to GCC and "traditional" STM32F103C8T6 Bluepill board.☆43Feb 15, 2019Updated 7 years ago
- USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware)☆59Jun 6, 2020Updated 5 years ago
- Linux Application Source Code for NUC980 Series Microprocessor☆17Dec 23, 2025Updated 3 months ago
- 网页版串口终端☆13Dec 9, 2025Updated 4 months ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Apr 1, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆81Nov 28, 2020Updated 5 years ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆74Sep 14, 2025Updated 6 months ago
- 基于ZYNQ+AD9363的开源SDR硬件☆571Sep 13, 2022Updated 3 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆13Jul 16, 2021Updated 4 years ago
- USB3 PIPE interface for Xilinx 7-Series☆252Updated this week
- Non-OS BSP for NUC980 Series Microprocessor☆14Mar 17, 2026Updated 3 weeks ago
- ☆2,685Feb 27, 2025Updated last year
- This repo contains source, Documentation/reference PCB boards for USB3 camera interface with Lattice Crosslink NX FPGA☆19Jul 13, 2022Updated 3 years ago
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 4 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- OLS is a $50 32 channel Logic Analyzer☆124Jul 25, 2011Updated 14 years ago
- Experimental GMSL2 serializer board compatible with Antmicro MIPI CSI video accessories☆20Mar 21, 2025Updated last year
- ch559 source code samples translated into english☆10Sep 6, 2020Updated 5 years ago
- High Speed USB 2.0 capture device based on miniSpartan6+☆60May 26, 2020Updated 5 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Updated this week
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 8 years ago
- From datasheet (pdf) to SVD... to then be fed into svd2rust☆10May 26, 2022Updated 3 years ago