Alternatives and similar repositories for digial-ising

Users that are interested in digial-ising are comparing it to the libraries listed below

• olofk / corescore
  CoreScore
  ☆171Updated last month
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆55Updated 3 weeks ago
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆99Updated 3 years ago
• chipsalliance / silicon-notebooks
  ☆173Updated 2 years ago
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆143Updated last year
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆144Updated this week
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆194Updated 3 months ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆223Updated last year
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆75Updated last week
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆211Updated last month
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆93Updated last year
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆252Updated last year
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆214Updated last week
• mineda-support / ICPS2023_5
  ☆59Updated 6 months ago
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆249Updated 3 months ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆156Updated 2 weeks ago
• mosscomp / moss
  A computer for human beings.
  ☆48Updated last year
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆189Updated 3 weeks ago
• mbalestrini / sky130_blender_renders_tutorial
  ☆40Updated 3 years ago
• efabless / caravel
  Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
  ☆370Updated 10 months ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆120Updated 2 years ago
• librelane / librelane
  ASIC implementation flow infrastructure, successor to OpenLane
  ☆244Updated this week
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆121Updated last week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆417Updated last year
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆140Updated 2 years ago
• google / sky90fd-pdk
  ☆122Updated 2 years ago
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆299Updated this week
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆63Updated 2 years ago
• mole99 / greyhound-ihp
  Greyhound on IHP SG13G2 0.13 μm BiCMOS process
  ☆77Updated 3 weeks ago
• efabless / caravel_mpw-one
  Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
  ☆136Updated 3 years ago