zachbe / digial-ising

Related projects ⓘ

Alternatives and complementary repositories for digial-ising

• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆109Updated this week
• chipsalliance / silicon-notebooks
  ☆160Updated last year
• olofk / corescore
  CoreScore
  ☆135Updated 2 months ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆54Updated this week
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆214Updated last month
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆88Updated 3 months ago
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆129Updated 2 months ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆46Updated 10 months ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆84Updated last month
• mosscomp / moss
  A computer for human beings.
  ☆42Updated this week
• wulffern / aic2024
  Advanced Integrated Circuits 2024
  ☆22Updated 3 weeks ago
• NyanCAD / Mosaic
  A modern schematic entry and simulation program
  ☆67Updated 10 months ago
• zeroasiccorp / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆256Updated this week
• CedarEDA / CedarSim.jl
  Analog Circuit Simulator
  ☆13Updated 2 months ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆109Updated last year
• f4pga / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆50Updated last year
• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆26Updated last month
• clairexen / picorv
  PicoRV
  ☆43Updated 4 years ago
• mbalestrini / sky130_blender_renders_tutorial
  ☆33Updated 2 years ago
• andylithia / Project-Yatsuhashi-Chip1
  ☆39Updated last year
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆203Updated 6 months ago
• mbalestrini / gdsiistl
  Converts GDSII files to STL files.
  ☆35Updated 11 months ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆56Updated 2 years ago
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆160Updated last month
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆82Updated 5 years ago
• amaranth-lang / amaranth-boards
  Board definitions for Amaranth HDL
  ☆107Updated 3 weeks ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆140Updated this week
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆109Updated 3 weeks ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆94Updated this week
• sparrowgrine / prjtritium
  ☆22Updated 2 years ago