Alternatives and similar repositories for digial-ising:

Users that are interested in digial-ising are comparing it to the libraries listed below

• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆62Updated last week
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆126Updated 2 months ago
• olofk / corescore
  CoreScore
  ☆143Updated 3 weeks ago
• mosscomp / moss
  A computer for human beings.
  ☆45Updated 3 months ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆47Updated last month
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆143Updated this week
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆75Updated 2 weeks ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆100Updated 3 weeks ago
• chipsalliance / silicon-notebooks
  ☆165Updated last year
• google / sky90fd-pdk
  ☆109Updated last year
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆225Updated 4 months ago
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆50Updated last year
• msoeken / cirkit
  A circuit toolkit
  ☆97Updated 4 years ago
• chipsalliance / fpga-interchange-schema
  ☆54Updated 2 years ago
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆24Updated 2 weeks ago
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆107Updated this week
• msoeken / revkit
  RevKit: Python quantum compilation library and framework
  ☆25Updated 5 years ago
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆142Updated 4 months ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆86Updated 4 months ago
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆90Updated 2 years ago
• phanrahan / mantle
  mantle library
  ☆42Updated 2 years ago
• gmeuli / caterpillar
  ☆23Updated 4 years ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆87Updated 5 months ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆42Updated last month
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆69Updated 9 months ago
• efabless / chipignite-resources
  ☆79Updated 2 years ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆90Updated this week
• wulffern / tt06-sar
  SAR ADC on tiny tapeout
  ☆39Updated 3 weeks ago
• efabless / mpw_precheck
  ☆36Updated 2 weeks ago