Alternatives and similar repositories for digial-ising

Users that are interested in digial-ising are comparing it to the libraries listed below

• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆255Updated 4 months ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆157Updated this week
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆56Updated 3 weeks ago
• olofk / corescore
  CoreScore
  ☆172Updated 2 months ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆147Updated 3 weeks ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆78Updated 2 weeks ago
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆214Updated 2 months ago
• librelane / librelane
  ASIC implementation flow infrastructure, successor to OpenLane
  ☆290Updated this week
• msoeken / cirkit
  A circuit toolkit
  ☆107Updated 5 years ago
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆124Updated this week
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆217Updated this week
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆193Updated 2 weeks ago
• chipsalliance / silicon-notebooks
  ☆173Updated 2 years ago
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆99Updated 3 years ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆253Updated last year
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆223Updated last year
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆146Updated last year
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆123Updated last week
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆308Updated last week
• manish-kj / PACoGen
  PACoGen: Posit Arithmetic Core Generator
  ☆76Updated 6 years ago
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆63Updated 2 years ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆94Updated 2 months ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆91Updated last week
• zeroasiccorp / wildebeest
  RTL logic synthesis
  ☆127Updated 3 months ago
• mole99 / greyhound-ihp
  Greyhound on IHP SG13G2 0.13 μm BiCMOS process
  ☆80Updated 2 weeks ago
• mosscomp / moss
  A computer for human beings.
  ☆49Updated last year
• PrincetonUniversity / prga
  Open-source FPGA research and prototyping framework.
  ☆211Updated last year
• efabless / caravel_mpw-one
  Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
  ☆137Updated 3 years ago
• rubund / graywolf
  ☆114Updated 5 years ago
• mineda-support / ICPS2023_5
  ☆59Updated 7 months ago