zachbe / digial-isingLinks
An all-digital, ring-oscillator-based Ising solver.
☆17Updated last year
Alternatives and similar repositories for digial-ising
Users that are interested in digial-ising are comparing it to the libraries listed below
Sorting:
- Coriolis VLSI EDA Tool (LIP6)☆67Updated last week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆38Updated 3 weeks ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆137Updated last month
- SAR ADC on tiny tapeout☆39Updated 4 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆93Updated 9 months ago
- An FPGA reverse engineering and documentation project☆47Updated this week
- ☆52Updated 3 months ago
- System on Chip toolkit for Amaranth HDL☆90Updated 7 months ago
- A pipelined RISC-V processor☆57Updated last year
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆51Updated last month
- CoreScore☆155Updated 4 months ago
- ☆46Updated 4 months ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆41Updated last month
- Primitives for GF180MCU provided by GlobalFoundries.☆50Updated last year
- Raptor end-to-end FPGA Compiler and GUI☆80Updated 5 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 2 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆105Updated 10 months ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Submission template for Tiny Tapeout 6 - Verilog HDL Projects☆33Updated last year
- A computer for human beings.☆44Updated 6 months ago
- ☆34Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆30Updated last month
- End-to-end synthesis and P&R toolchain☆85Updated last week
- ☆22Updated 3 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆63Updated 2 weeks ago
- ☆111Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 4 months ago
- ☆44Updated 2 months ago
- Silicon Layout Wizard☆171Updated this week