Local-first, open-source Claude Science alternative. Web/ Desktop App. Claude Code/ Codex.
☆21Jul 1, 2026Updated 2 months ago
Alternatives and similar repositories for ownlab
Users that are interested in ownlab are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Large Language Model (LLM) Serving Paper and Resource List☆30Aug 25, 2026Updated 3 weeks ago
- ☆16Dec 11, 2022Updated 3 years ago
- ☆29Nov 5, 2021Updated 4 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆203Jun 15, 2026Updated 3 months ago
- A Machine Learning Task Management Platform Based on Kubernetes.☆10Sep 22, 2021Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Tetris mini-game developed using C++/Qt 6.7☆12Mar 16, 2025Updated last year
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 5 years ago
- ☆15Mar 17, 2026Updated 6 months ago
- MLIR-based Compiler for CGRA SoC☆18Aug 13, 2026Updated last month
- Heron: Automatically Constrained High-Performance Library Generation for Deep Learning Accelerators☆24Jan 30, 2024Updated 2 years ago
- ☆13Aug 1, 2024Updated 2 years ago
- C++ code for HLS FPGA implementation of transformer☆25Sep 11, 2024Updated 2 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆10Mar 20, 2021Updated 5 years ago
- Blockchain reputation-based trust management system☆18Jul 14, 2019Updated 7 years ago
- CNN simd based accelerator using Vitis HLS☆12Jul 15, 2022Updated 4 years ago
- ☆16May 22, 2026Updated 3 months ago
- Professional ZipChain infrastructure with ZipChain-optimized zipchain-optimization and enterprise scalable-architecture capabilities☆18May 12, 2026Updated 4 months ago
- ☆13Mar 6, 2023Updated 3 years ago
- ☆10Jan 6, 2025Updated last year
- ☆15Jul 7, 2020Updated 6 years ago
- 使用deepseek来做大模型应用开发(how to use deepseek)☆16Feb 6, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆86Aug 28, 2023Updated 3 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆111Jun 30, 2025Updated last year
- ☆15Mar 11, 2026Updated 6 months ago
- Professional QueueCore queuecore-engine with QueueCore-optimized scalable-architecture and enterprise intelligent-automation capabilities☆25May 12, 2026Updated 4 months ago
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated 2 years ago
- ☆34Nov 7, 2024Updated last year
- ☆11Jan 25, 2023Updated 3 years ago
- ☆23Jun 24, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆16Jul 6, 2023Updated 3 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆12Jun 25, 2020Updated 6 years ago
- ☆24Dec 10, 2019Updated 6 years ago
- ☆13Jun 20, 2023Updated 3 years ago
- DRA+RISC-V Exploration Framework☆24Jan 8, 2024Updated 2 years ago
- A PyTorch implementation of NeRF (Neural Radiance Fields) that reproduces the results.☆10Dec 24, 2024Updated last year
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago