Summer-Summer/ComputerArchitectureLab external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Summer-Summer/ComputerArchitectureLab

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Summer-Summer/ComputerArchitectureLab)

Close

Summer-Summer / ComputerArchitectureLabView on GitHubMore

• External links
• Readme badge

This repository is used to release the experimental assignments of Computer Architecture Course from USTC

☆40Jul 19, 2019Updated 6 years ago

Alternatives and similar repositories for ComputerArchitectureLab

Users that are interested in ComputerArchitectureLab are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• yuxguo / USTC-ComputerArchitecture-2020S

  View on GitHub
  Code for "Computer Architecture" in 2020 Spring.
  ☆28Jun 20, 2020Updated 6 years ago
• ustc-compiler / 2018fall

  View on GitHub
  Compiler Course at USTC in 2018 Fall
  ☆23Dec 25, 2018Updated 7 years ago
• zzh1996 / MIPS-CPU-Verilog

  View on GitHub
  大二下计算机组成原理课程大作业
  ☆10Oct 16, 2016Updated 9 years ago
• scateu / fengkou

  View on GitHub
  随机生成有机会成为"下一个风口"的互联网fancy词汇
  ☆40Sep 25, 2018Updated 7 years ago
• ustc-pldpa / 2018s

  View on GitHub
  ☆18Apr 17, 2019Updated 7 years ago
• Simple, predictable pricing with DigitalOcean hosting • Ad
  Always know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
• jlpang1997 / ComputerArchitectureLab

  View on GitHub
  This repository is used to release the Labs of Computer Architecture Course from USTC
  ☆14Mar 30, 2019Updated 7 years ago
• OSH-2018 / OSH-2018.github.io

  View on GitHub
  课程主页
  ☆23Aug 22, 2019Updated 6 years ago
• SmartHypercube / fpga_csgo

  View on GitHub
  Counter Strike: Global Offensive FPGA Version (LOL)
  ☆15Mar 11, 2017Updated 9 years ago
• Alpha-Girl / USTC_CA_labs

  View on GitHub
  USTC_CA_2021Spring 中科大 计算机体系结构
  ☆21Jun 15, 2023Updated 3 years ago
• lyc0930 / Database-Homework

  View on GitHub
  Homework assignments of An Introduction to Database System (USTC 2020 spring)
  ☆26Aug 25, 2020Updated 5 years ago
• ustclug / lug-vpn-web

  View on GitHub
  LUG VPN 申请系统
  ☆26Apr 29, 2026Updated 2 months ago
• zzh1996 / ustc-grade-automatic-notification

  View on GitHub
  USTC成绩自动通知脚本
  ☆27Jul 23, 2019Updated 6 years ago
• OrdinaryCrazy / BankDatabaseApplication

  View on GitHub
  This is a personal USTC 011147 Course work repository aims at designing and implementing a database application.
  ☆24Jan 15, 2022Updated 4 years ago
• OSCPU-Zhoushan / Zhoushan

  View on GitHub
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆54Jul 23, 2022Updated 3 years ago
• End-to-end encrypted cloud storage - Proton Drive • Ad
  Special offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
• YuantianDing / HilbertProver

  View on GitHub
  An Automatic Theorem Prover for Hilbert System, generating nearly-minimal proofs.
  ☆14Jan 21, 2025Updated last year
• WangXuan95 / USTC-RVSoC

  View on GitHub
  An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。
  ☆438Sep 14, 2023Updated 2 years ago
• ustclug / Linux101-USTC

  View on GitHub
  Linux 101 is a course organized by several members of LUG@USTC. It is designed to popularize Linux and open source culture in USTC. First…
  ☆25Mar 14, 2020Updated 6 years ago
• liang-aquarius / ca_model

  View on GitHub
  A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…
  ☆17Sep 5, 2019Updated 6 years ago
• IC-Design-Verify / wujian100_uvm

  View on GitHub
  ☆22Jul 3, 2025Updated 11 months ago
• zzh1996 / subscribe_to_anything

  View on GitHub
  Subscribe URLs with custom UA, cookie and referer
  ☆16May 18, 2017Updated 9 years ago
• ustctug / ustcthesis

  View on GitHub
  LaTeX template for USTC thesis
  ☆2,116Jun 22, 2026Updated last week
• zzh1996 / USTC-Network-Resources

  View on GitHub
  中国科大网络资源汇总
  ☆340Apr 14, 2022Updated 4 years ago
• agile-hw / labs

  View on GitHub
  Lab assignments for the Agile Hardware Design course
  ☆19Nov 14, 2025Updated 7 months ago
• 1-Click AI Models by DigitalOcean Gradient • Ad
  Deploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
• Oyyko / USTC-Computer-Architecture

  View on GitHub
  USTC 体系结构 资料
  ☆14Jul 17, 2022Updated 3 years ago
• lycfly / EasyNPU

  View on GitHub
  A small Neural Network Processor for Edge devices.
  ☆19Nov 22, 2022Updated 3 years ago
• mwrnd / innova2_xcku15p_ddr4_bram_gpio

  View on GitHub
  XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA
  ☆22Mar 7, 2024Updated 2 years ago
• ustctug / ustcbeamer

  View on GitHub
  USTC Beamer 模板（基于学校公用 PPT 模板）
  ☆347Jul 26, 2022Updated 3 years ago
• Rzfly / simple_riscv_soft_core

  View on GitHub
  This is a simple Risc-v core for software simulation on FPGA.
  ☆10Apr 9, 2022Updated 4 years ago
• Reconfigurable-Computing / HLStoFPGA

  View on GitHub
  ☆12Jul 20, 2022Updated 3 years ago
• Indigo6 / Computer-Architecture_Lab1-2

  View on GitHub
  ☆12Apr 11, 2019Updated 7 years ago
• Tang-Haojin / YuQuan

  View on GitHub
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆23Nov 24, 2025Updated 7 months ago
• guanrenyang / Tiny-TPU

  View on GitHub
  ☆10Dec 15, 2023Updated 2 years ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• volltin / vpack

  View on GitHub
  Utilities for Python developing and debugging.
  ☆25Dec 1, 2021Updated 4 years ago
• pdlan / static-regex

  View on GitHub
  compile-time DFA-based regular expression engine with C++ template and constexpr
  ☆56Dec 2, 2019Updated 6 years ago
• wshenyi / EECS-470-FinalProject

  View on GitHub
  A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.
  ☆17Sep 27, 2022Updated 3 years ago
• WangXuan95 / FPGA-DDR-SDRAM

  View on GitHub
  An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。
  ☆217Sep 15, 2023Updated 2 years ago
• WangXuan95 / BSV_Tutorial_cn

  View on GitHub
  一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。
  ☆609Sep 15, 2023Updated 2 years ago
• m-labs / tdc-core

  View on GitHub
  A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs
  ☆72Feb 1, 2015Updated 11 years ago
• ultraembedded / core_usb_fs_phy

  View on GitHub
  USB Full Speed PHY
  ☆49May 3, 2020Updated 6 years ago