This repository is used to release the experimental assignments of Computer Architecture Course from USTC
☆40Jul 19, 2019Updated 6 years ago
Alternatives and similar repositories for ComputerArchitectureLab
Users that are interested in ComputerArchitectureLab are comparing it to the libraries listed below
Sorting:
- Code for "Computer Architecture" in 2020 Spring.☆28Jun 20, 2020Updated 5 years ago
- Compiler Course at USTC in 2018 Fall☆23Dec 25, 2018Updated 7 years ago
- The engine of Cunik.☆26Jul 17, 2018Updated 7 years ago
- 大二下计算机组成原理课程大作业☆10Oct 16, 2016Updated 9 years ago
- 随机生成有机会成为"下一个风口"的互联网fancy词汇☆40Sep 25, 2018Updated 7 years ago
- ☆18Apr 17, 2019Updated 6 years ago
- This repository is used to release the Labs of Computer Architecture Course from USTC☆14Mar 30, 2019Updated 6 years ago
- 课程主页☆23Aug 22, 2019Updated 6 years ago
- Counter Strike: Global Offensive FPGA Version (LOL)☆15Mar 11, 2017Updated 9 years ago
- USTC_CA_2021Spring 中科大 计算机体系结构☆21Jun 15, 2023Updated 2 years ago
- 用于USTC 教务系统的一些小工具 (Not Maintained)☆15Mar 15, 2015Updated 11 years ago
- Homework assignments of An Introduction to Database System (USTC 2020 spring)☆26Aug 25, 2020Updated 5 years ago
- 中科大2021春《数据库系统及应用》课程资源☆19Feb 2, 2022Updated 4 years ago
- This is a personal USTC 011147 Course work repository aims at designing and implementing a database application.☆24Jan 15, 2022Updated 4 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- An Automatic Theorem Prover for Hilbert System, generating nearly-minimal proofs.☆14Jan 21, 2025Updated last year
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC,包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆433Sep 14, 2023Updated 2 years ago
- Codes of BaiLian (POJ), Luogu, LeetCode & Course OJ☆16Dec 21, 2019Updated 6 years ago
- Linux 101 is a course organized by several members of LUG@USTC. It is designed to popularize Linux and open source culture in USTC. First…☆25Mar 14, 2020Updated 6 years ago
- Repository for USTC 2021 Spring Database Labs☆10Jul 6, 2021Updated 4 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- ☆115Jun 27, 2019Updated 6 years ago
- Blaze: Fast Graph Processing on Fast SSDs (SC'22)☆11Oct 12, 2022Updated 3 years ago
- DDR2 memory controller written in Verilog☆82Feb 28, 2012Updated 14 years ago
- A small Neural Network Processor for Edge devices.☆18Nov 22, 2022Updated 3 years ago
- LaTeX template for USTC thesis☆2,026Mar 5, 2026Updated 2 weeks ago
- 迟交作业的神器☆89Oct 27, 2012Updated 13 years ago
- Subscribe URLs with custom UA, cookie and referer☆16May 18, 2017Updated 8 years ago
- 中国科大网络资源汇总☆337Apr 14, 2022Updated 3 years ago
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 4 months ago
- USTC 体系结构 资料☆14Jul 17, 2022Updated 3 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆20Mar 7, 2024Updated 2 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- USTC Beamer 模板(基于学校公用 PPT 模板)☆332Jul 26, 2022Updated 3 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 3 years ago
- ☆12Apr 11, 2019Updated 6 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 3 months ago
- ☆10Dec 15, 2023Updated 2 years ago
- Utilities for Python developing and debugging.☆25Dec 1, 2021Updated 4 years ago