muneeb-mbytes / apb_avipLinks
ABP Accelerated VIP
☆22Updated 2 years ago
Alternatives and similar repositories for apb_avip
Users that are interested in apb_avip are comparing it to the libraries listed below
Sorting:
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆11Updated 4 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆15Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago
- ☆13Updated 6 years ago
- ☆23Updated 2 months ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Updated 7 years ago
- ☆20Updated 2 years ago
- I2C Accelerated VIP☆14Updated 9 months ago
- UART Accelerated VIP☆13Updated 3 years ago
- AHB Bus lite v3.0☆16Updated 6 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆16Updated last year
- AXI4 with a FIFO integrated with VIP☆22Updated last year
- Generic AXI master stub☆19Updated 11 years ago
- ☆21Updated 5 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 8 months ago
- UVM Testbench for synchronus fifo☆17Updated 5 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆20Updated 8 years ago
- ☆11Updated 3 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- APB Logic☆19Updated 3 weeks ago
- SystemVerilog Logger☆18Updated 2 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- ☆26Updated 4 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆22Updated 6 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆14Updated 5 years ago
- ☆21Updated 5 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆14Updated 6 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Updated 5 years ago
- Maven Silicon Project☆19Updated 6 years ago