Alternatives and similar repositories for riscv-on-max10

Users that are interested in riscv-on-max10 are comparing it to the libraries listed below

• rolandbernard / kleine-riscv
  A small and simple rv32i core written in Verilog
  ☆15Updated 3 years ago
• nand2mario / ddr3-tang-primer-20k
  DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.
  ☆61Updated 2 years ago
• lushaylabs / lushay-code
  yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite
  ☆36Updated last year
• YoWASP / vscode
  YoWASP toolchain for Visual Studio Code
  ☆20Updated 2 weeks ago
• verilog-indeed / nano4k_hdmi_tx
  Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K
  ☆23Updated 3 years ago
• OLIMEX / GateMateA1-EVB
  Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040
  ☆35Updated 10 months ago
• OLIMEX / iCE40HX8K-EVB
  iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs
  ☆38Updated last year
• Toms42 / logisim-RISC-V-CPU
  ☆21Updated 8 years ago
• VHDPlus / VHDPlus_Libraries_and_Examples
  This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…
  ☆20Updated last year
• pineapple-one / logisim-simulation
  Simulation in Logisim-Evolution HC
  ☆34Updated 4 years ago
• lawrie / ulx3s_examples
  Example Verilog code for Ulx3s
  ☆42Updated 3 years ago
• epsilon537 / boxlambda
  FPGA based microcomputer sandbox for software and RTL experimentation
  ☆67Updated last week
• HDLForBeginners / Toolbox
  ☆73Updated last year
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆100Updated last week
• stnolting / neorv32-setups
  📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
  ☆84Updated last week
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆54Updated 4 years ago
• Obijuan / RISC-V-FPGA
  RISC-V CPU for OpenFPGAs, in Icestudio
  ☆96Updated last year
• grughuhler / picorv32_tang_nano_20k
  PicoRV32 RISC-V project for Tang Nano 20K FPGA development board
  ☆30Updated last year
• freecores / amber
  Amber ARM-compatible core
  ☆15Updated 11 years ago
• Efinix-Inc / xyloni
  This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.
  ☆45Updated 2 years ago
• pulp-platform / gpio
  Parametric GPIO Peripheral
  ☆11Updated 9 months ago
• smunaut / iCE40linux
  Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker
  ☆101Updated 2 years ago
• elec-otago / openvga
  ☆13Updated 5 years ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆186Updated 3 weeks ago
• orangecrab-fpga / orangecrab-examples
  Example projects/code for the OrangeCrab
  ☆107Updated last year
• juj / gowin_fpga_code_generators
  Interactive code generators for Gowin FPGAs
  ☆18Updated 2 years ago
• QuickLogic-Corp / quicklogic-fpga-toolchain
  Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP
  ☆40Updated 4 years ago
• Wren6991 / Hazard5
  5-stage RISC-V CPU, originally developed for RISCBoy
  ☆33Updated 2 years ago
• mikeakohn / riscv_fpga
  Implementation of a RISC-V CPU in Verilog.
  ☆17Updated 8 months ago
• matt-kimball / toygpu
  A simple GPU on a TinyFPGA BX
  ☆81Updated 7 years ago