ARIES-Embedded / riscv-on-max10Links
Reference designs and firmware for open-source RISC-V core implementation on MX10 and SpiderSoM
☆15Updated 2 years ago
Alternatives and similar repositories for riscv-on-max10
Users that are interested in riscv-on-max10 are comparing it to the libraries listed below
Sorting:
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆24Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- ☆73Updated 11 months ago
- yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite☆34Updated last year
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆38Updated 3 years ago
- Demo projects for various Kintex FPGA boards☆60Updated last month
- Fusesoc compatible rtl cores☆15Updated 2 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Example LED blinking project for your FPGA dev board of choice☆178Updated last month
- Interactive code generators for Gowin FPGAs☆15Updated 2 years ago
- Combined ESP32C3 and iCE40 FPGA board☆68Updated 6 months ago
- Doom classic port to lightweight RISC‑V☆94Updated 2 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- Example projects/code for the OrangeCrab☆106Updated last year
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- A simple GPU on a TinyFPGA BX☆81Updated 6 years ago
- ☆16Updated last year
- Easy setup of GoWin FPGA SDK on Linux. A single script (main_launcher) automates all the critical steps and quickly fires up the IDE.☆22Updated 5 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- AVR Core☆12Updated 11 years ago
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆26Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆93Updated last week
- A small and simple rv32i core written in Verilog☆13Updated 2 years ago
- PID controller☆20Updated 11 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆79Updated this week
- Soft USB for LiteX☆50Updated 2 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆36Updated 8 months ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆77Updated 2 years ago
- buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"☆26Updated last year