parallella / parallella-fpgaLinks
FPGA Development for the parallella
☆19Updated 8 years ago
Alternatives and similar repositories for parallella-fpga
Users that are interested in parallella-fpga are comparing it to the libraries listed below
Sorting:
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 11 months ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- ☆63Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated 2 months ago
- Sample minimal Vivado project for Parallella FPGA☆44Updated 9 years ago
- CMod-S6 SoC☆43Updated 7 years ago
- Generic Logic Interfacing Project☆48Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Updated 2 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated 11 months ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 5 years ago
- Small footprint and configurable video cores (Deprecated)☆72Updated 4 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- An Open Source configuration of the Arty platform☆132Updated last year
- A single-wire bi-directional chip-to-chip interface for FPGAs☆123Updated 9 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- ☆21Updated 6 years ago
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Updated 8 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆111Updated 2 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 5 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆196Updated last month
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Project X-Ray Database: XC7 Series☆73Updated 3 years ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- Small footprint and configurable JESD204B core☆49Updated last month
- FPGA 101 - Workshop materials☆77Updated 6 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆36Updated 3 years ago