parallella / parallella-fpgaLinks
FPGA Development for the parallella
☆19Updated 8 years ago
Alternatives and similar repositories for parallella-fpga
Users that are interested in parallella-fpga are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- mirror of https://git.elphel.com/Elphel/x393☆40Updated 2 years ago
- Ultimate ECP5 development board☆111Updated 6 years ago
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Updated 8 years ago
- Tools and Examples for IcoBoard☆81Updated 4 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆46Updated 9 months ago
- Small footprint and configurable embedded FPGA logic analyzer☆187Updated 3 months ago
- A tiny POWER Open ISA soft processor written in Chisel☆110Updated 2 years ago
- Sample minimal Vivado project for Parallella FPGA☆44Updated 9 years ago
- ☆64Updated 6 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆123Updated 9 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- Small footprint and configurable JESD204B core☆44Updated 3 months ago
- CMod-S6 SoC☆42Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated last week
- Test of the USB3 IP Core from Daisho on a Xilinx device☆98Updated 5 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆19Updated 10 years ago
- Documenting the Lattice ECP5 bit-stream format.☆56Updated 2 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- Apio examples☆37Updated 2 weeks ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆36Updated 9 months ago
- ☆21Updated 6 years ago
- Small, but powerful FPGA development board based on the Lattice ECP5.☆73Updated 6 years ago
- Repository and Wiki for Chip Hack events.☆51Updated 4 years ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆49Updated 11 years ago
- An Open Source configuration of the Arty platform☆132Updated last year
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆32Updated 5 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆39Updated last year