parallella / parallella-fpgaLinks
FPGA Development for the parallella
☆19Updated 8 years ago
Alternatives and similar repositories for parallella-fpga
Users that are interested in parallella-fpga are comparing it to the libraries listed below
Sorting:
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 10 months ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- ☆63Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- Small footprint and configurable Inter-Chip communication cores☆65Updated 2 weeks ago
- CMod-S6 SoC☆42Updated 7 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- Project X-Ray Database: XC7 Series☆71Updated 3 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆191Updated 2 weeks ago
- Small footprint and configurable video cores (Deprecated)☆72Updated 4 years ago
- Small footprint and configurable JESD204B core☆49Updated 2 weeks ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated 11 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Updated 8 years ago
- Apio examples☆37Updated 2 weeks ago
- Axiom Alpha prototype software (FPGA, Linux, etc.)☆30Updated 9 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Sample minimal Vivado project for Parallella FPGA☆44Updated 9 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 4 years ago
- Open Source ZYNQ Board☆31Updated 10 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆111Updated 2 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- PicoRV☆43Updated 5 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated 11 months ago