parallella / parallella-fpgaLinks
FPGA Development for the parallella
☆19Updated 8 years ago
Alternatives and similar repositories for parallella-fpga
Users that are interested in parallella-fpga are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- CMod-S6 SoC☆44Updated 7 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated last year
- Generic Logic Interfacing Project☆48Updated 5 years ago
- Sample minimal Vivado project for Parallella FPGA☆45Updated 9 years ago
- ☆63Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Updated 2 years ago
- Small footprint and configurable JESD204B core☆50Updated 2 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 2 weeks ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- Project X-Ray Database: XC7 Series☆73Updated 4 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- PicoRV☆43Updated 5 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆43Updated 9 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆198Updated 2 months ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- Apio examples☆37Updated this week
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆50Updated 12 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆39Updated last year
- Small SERV-based SoC primarily for OpenMPW tapeout☆47Updated 2 weeks ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Updated 4 years ago
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Updated 9 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Small footprint and configurable SPI core☆46Updated 2 weeks ago