mih0 / FPGA_Mining_AWS
Example verilog / miner for crypto mining using AWS F1 instances
☆29Updated 6 years ago
Related projects: ⓘ
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆73Updated 6 years ago
- Ubimust LTD FPGA MINING - Xilinx Alveo U200 - What you need to achieve efficient FPGA Mining.☆17Updated 5 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆47Updated 4 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆34Updated 7 months ago
- Bitcoin miner for Xilinx FPGAs☆93Updated 11 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 6 years ago
- ☆43Updated 3 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆50Updated 11 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 6 years ago
- FPGA referrence implementation for aion equihash 2109☆14Updated 6 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆100Updated last year
- SQRL Port of ethminer☆10Updated 3 years ago
- Elgamal's over Elliptic Curves☆16Updated 5 years ago
- ☆48Updated 2 years ago
- Various projects of SPI loader module for xilinx fpga☆25Updated 4 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆28Updated 6 years ago
- Zcash FPGA acceleration engine☆117Updated 4 years ago
- OpenCL FPGA Mining on Xilinx Alveo u200 u250 u280 FPGA Cards☆32Updated 5 years ago
- ☆45Updated 4 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆60Updated last year
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆40Updated 3 years ago
- Single-source shortest paths accelerated with AWS F1 FPGA☆14Updated 6 years ago
- ☆11Updated 6 years ago
- An open source FPGA miner for Blakecoin☆50Updated 9 years ago
- FPGA reference design for the the Swerv EH1 Core☆65Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆59Updated 2 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆79Updated 5 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆171Updated 2 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆277Updated 9 years ago