mih0 / FPGA_Mining_AWS
Example verilog / miner for crypto mining using AWS F1 instances
☆29Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for FPGA_Mining_AWS
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆75Updated 6 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆47Updated 5 years ago
- Bitcoin miner for Xilinx FPGAs☆93Updated 11 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 6 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated 9 months ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆50Updated 11 years ago
- Various projects of SPI loader module for xilinx fpga☆25Updated 4 years ago
- FPGA referrence implementation for aion equihash 2109☆14Updated 6 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 6 years ago
- OpenCL FPGA Mining on Xilinx Alveo u200 u250 u280 FPGA Cards☆32Updated 5 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆62Updated 3 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆29Updated 6 years ago
- Zcash FPGA acceleration engine☆119Updated 4 years ago
- ☆52Updated 2 years ago
- ☆45Updated 3 years ago
- Hardware implementation of the blake2 hash function☆25Updated 4 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆84Updated 5 years ago
- Bitstream relocation and manipulation tool.☆40Updated last year
- ☆11Updated 6 years ago
- SQRL Port of ethminer☆10Updated 3 years ago
- ☆14Updated 4 years ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆14Updated 6 years ago
- Ubimust LTD FPGA MINING - Xilinx Alveo U200 - What you need to achieve efficient FPGA Mining.☆17Updated 5 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆40Updated 3 years ago
- ☆17Updated 5 years ago
- FPGA reference design for the the Swerv EH1 Core☆67Updated 4 years ago
- Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.☆39Updated 4 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆101Updated last year
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆37Updated 8 months ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆28Updated 7 years ago