mih0 / FPGA_Mining_AWSLinks
Example verilog / miner for crypto mining using AWS F1 instances
☆30Updated 7 years ago
Alternatives and similar repositories for FPGA_Mining_AWS
Users that are interested in FPGA_Mining_AWS are comparing it to the libraries listed below
Sorting:
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆80Updated 7 years ago
- FPGA referrence implementation for aion equihash 2109☆15Updated 7 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆48Updated 5 years ago
- An open source FPGA miner for Blakecoin☆52Updated 10 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆288Updated 10 years ago
- Bitcoin miner for Xilinx FPGAs☆97Updated 12 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- ☆44Updated 3 years ago
- Ubimust LTD FPGA MINING - Xilinx Alveo U200 - What you need to achieve efficient FPGA Mining.☆17Updated 6 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆69Updated 3 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆175Updated 3 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- SQRL Port of ethminer☆11Updated 4 years ago
- Various projects of SPI loader module for xilinx fpga☆32Updated 5 years ago
- OpenCL FPGA Mining on Xilinx Alveo u200 u250 u280 FPGA Cards☆32Updated 6 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Updated 3 years ago
- A simplified version of an FPGA bitcoin miner☆53Updated 6 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆41Updated 4 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 12 years ago
- Open source hardware implementation of classic CryptoNight☆38Updated 2 years ago
- ☆45Updated 5 years ago
- ☆65Updated 3 years ago
- Single-source shortest paths accelerated with AWS F1 FPGA☆14Updated 7 years ago
- ☆12Updated 2 years ago
- ☆19Updated 7 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago