WOLVS / HOG_ZYNQLinks
The reference platform described in this report, uses a Xilinx ZYNQ-7000 hardware platform ZC702 as the real-time processing element applied to the problem of pedestrian tracking using a histogram of oriented gradients (HOG) and a machine learning based classification.
☆10Updated 9 years ago
Alternatives and similar repositories for HOG_ZYNQ
Users that are interested in HOG_ZYNQ are comparing it to the libraries listed below
Sorting:
- ☆339Updated 5 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- ☆19Updated 8 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆187Updated 9 years ago
- Face recognition, computer vision, deep learning, PYNQ, Movidius NCS☆61Updated 7 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Updated 7 years ago
- ☆250Updated 5 years ago
- ☆76Updated 3 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆155Updated 6 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆311Updated 5 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆624Updated 7 years ago
- YOLO object detector for Movidius Neural Compute Stick (NCS)☆54Updated 7 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 8 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92Updated 6 years ago
- Python package which accelerates OpenCV image filtering functions for the PYNQ framework☆49Updated 7 years ago
- ☆23Updated 12 years ago
- ☆14Updated 2 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆769Updated 8 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Updated 8 years ago
- FPGA Accelerator for CNN using Vivado HLS☆331Updated 4 years ago
- ☆53Updated 6 years ago
- MTCNN with convolution reprogramed in c☆14Updated 6 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆142Updated 7 years ago
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆87Updated 10 years ago
- Proposed solution of team DeepZ for 2018 DAC System Design Contest☆25Updated 7 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆473Updated 7 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆77Updated 2 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Updated 6 years ago