muhos / ParaFROST
A Parallel SAT Solver with GPU Accelerated Inprocessing
☆104Updated 2 weeks ago
Alternatives and similar repositories for ParaFROST:
Users that are interested in ParaFROST are comparing it to the libraries listed below
- ☆34Updated 9 months ago
- ☆48Updated last year
- The glucose SAT solver☆98Updated 5 months ago
- Cube-and-Conquer SAT solver☆34Updated last year
- Pono: A flexible and extensible SMT-based model checker☆99Updated this week
- Lingeling SAT Solver☆100Updated last year
- Approximate Model Counter☆76Updated this week
- AIGER And-Inverter-Graph Library☆72Updated 2 weeks ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆28Updated 9 months ago
- An I/O-efficient implementation of (Binary) Decision Diagrams☆27Updated last month
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆24Updated 2 years ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆25Updated 5 years ago
- A generic parser and tool package for the BTOR2 format.☆41Updated 4 months ago
- Reads a state transition system and performs property checking☆78Updated last month
- A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.☆123Updated this week
- This repository contains the code of Intel(R) SAT Solver (IntelSAT)☆28Updated 3 weeks ago
- CUDD: CU Decision Diagram package - unofficial git mirror of https://web.archive.org/web/20180127051756/http://vlsi.colorado.edu/~fabio/C…☆126Updated last year
- BTOR2 MLIR project☆25Updated last year
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 7 months ago
- Hardware Formal Verification Tool☆44Updated last week
- Structured BVA☆34Updated 11 months ago
- The DRAT-trim proof checker☆57Updated 4 months ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆43Updated 4 months ago
- configurable, high-performance SAT solver, implementing incremental solving interface of MiniSat and IPASIR. Based on MiniSat (minisat.se…☆41Updated last year
- FPGA synthesis tool powered by program synthesis☆41Updated this week
- CaDiCaL SAT Solver☆428Updated this week
- A framework to ease parallelization of sequential SAT solvers☆17Updated last month
- CoreIR Symbolic Analyzer☆71Updated 4 years ago
- Multi-core Decision Diagram (BDD/LDD) implementation☆43Updated last year
- Bit-bLAsting solving Non-linear integer constraints.☆21Updated 9 months ago