muhos / ParaFROSTLinks
A Parallel SAT Solver with GPU Accelerated Inprocessing
☆126Updated last week
Alternatives and similar repositories for ParaFROST
Users that are interested in ParaFROST are comparing it to the libraries listed below
Sorting:
- A translation validation framework for MLIR☆87Updated 5 months ago
- Pono: A flexible and extensible SMT-based model checker☆109Updated this week
- BTOR2 MLIR project☆26Updated last year
- ☆35Updated last month
- A framework to ease parallelization of sequential SAT solvers☆23Updated 4 months ago
- Cube-and-Conquer SAT solver☆36Updated 2 months ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆29Updated 5 years ago
- A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.☆129Updated last week
- ☆48Updated last year
- Lingeling SAT Solver☆103Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆81Updated this week
- Approximate Model Counter☆79Updated last week
- Reads a state transition system and performs property checking☆85Updated this week
- An awesome list of e-graph resources☆231Updated 3 weeks ago
- Hardware Formal Verification Tool☆64Updated last week
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated 2 months ago
- Automatically generate a compiler using equality saturation☆30Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆15Updated last week
- A generic parser and tool package for the BTOR2 format.☆42Updated this week
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆21Updated 2 months ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆60Updated 10 years ago
- Structured BVA☆39Updated last year
- This repository contains the code of Intel(R) SAT Solver (IntelSAT)☆33Updated 5 months ago
- FPGA synthesis tool powered by program synthesis☆52Updated 2 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- AIGER And-Inverter-Graph Library☆87Updated last month
- The glucose SAT solver☆122Updated 3 months ago
- CUDD Decision Diagram Package☆142Updated last month
- A fast and certifying solver for quantified Boolean formulas.☆26Updated 4 months ago