muhos / ParaFROSTLinks
A Parallel SAT Solver with GPU Accelerated Inprocessing
☆139Updated last month
Alternatives and similar repositories for ParaFROST
Users that are interested in ParaFROST are comparing it to the libraries listed below
Sorting:
- Pono: A flexible and extensible SMT-based model checker☆117Updated this week
- A framework to ease parallelization of sequential SAT solvers☆29Updated this week
- A translation validation framework for MLIR☆92Updated 10 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆25Updated 6 months ago
- ☆35Updated 5 months ago
- A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.☆137Updated last week
- BTOR2 MLIR project☆26Updated 2 years ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆31Updated 6 years ago
- An advanced circuit-based sat solver☆36Updated 10 months ago
- An awesome list of e-graph resources☆283Updated last week
- Lingeling SAT Solver☆106Updated last year
- Reads a state transition system and performs property checking☆89Updated 4 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆101Updated this week
- Structured BVA☆42Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated 4 months ago
- ☆50Updated last year
- The glucose SAT solver☆133Updated 2 weeks ago
- Approximate Model Counter☆82Updated this week
- CUDD Decision Diagram Package☆151Updated last month
- AIGER And-Inverter-Graph Library☆97Updated last week
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 6 months ago
- Automatically generate a compiler using equality saturation☆34Updated last year
- Cube-and-Conquer SAT solver☆42Updated 6 months ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆63Updated 10 years ago
- A generic parser and tool package for the BTOR2 format.☆45Updated 4 months ago
- Hardware Formal Verification Tool☆85Updated last week
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- FPGA synthesis tool powered by program synthesis☆54Updated last month
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Updated last year
- A Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, arrays and uninterpreted functions.☆355Updated last year