muhos / ParaFROSTLinks
A Parallel SAT Solver with GPU Accelerated Inprocessing
☆119Updated last week
Alternatives and similar repositories for ParaFROST
Users that are interested in ParaFROST are comparing it to the libraries listed below
Sorting:
- A framework to ease parallelization of sequential SAT solvers☆19Updated 2 months ago
- A translation validation framework for MLIR☆87Updated 3 months ago
- ☆34Updated 2 weeks ago
- Pono: A flexible and extensible SMT-based model checker☆105Updated this week
- An awesome list of e-graph resources☆188Updated 3 weeks ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆15Updated 7 months ago
- BTOR2 MLIR project☆26Updated last year
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆17Updated 3 weeks ago
- FPGA synthesis tool powered by program synthesis☆51Updated last week
- Cube-and-Conquer SAT solver☆36Updated 2 years ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆29Updated 5 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆79Updated last week
- A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.☆126Updated this week
- A minimal development of SSA theory☆148Updated this week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated 11 months ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆70Updated last month
- Automatically generate a compiler using equality saturation☆30Updated last year
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- This repository contains the code of Intel(R) SAT Solver (IntelSAT)☆31Updated 3 months ago
- Lingeling SAT Solver☆102Updated last year
- A enumerator for MLIR, relying on the information given by IRDL.☆19Updated this week
- Reads a state transition system and performs property checking☆84Updated 4 months ago
- ☆48Updated last year
- Structured BVA☆37Updated last year
- Multi-core Decision Diagram (BDD/LDD) implementation☆44Updated last year
- AIGER And-Inverter-Graph Library☆83Updated last month
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated last week
- The glucose SAT solver☆116Updated last month
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- Hardware Formal Verification Tool☆57Updated this week